We can't find the internet
Attempting to reconnect
Something went wrong
Hang in there while we get back on track
£61.00
It has never been this cheap. We have no record of a lower price.
£61 today · cheaper than every other day in the last 3 months
LAP Lambert Academic Publishing Testing Chips with Mesh-Based Network-on-Chip
Price data last checked 18 day(s) ago - will refresh soon
We'll watch every seller, every day. One email when your price arrives.
Price History & Forecast
Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.
Last 73 days · 73 data points (no recent data)
Price data last checked 18 day(s) ago - will refresh soon
NEW HERE?
Amazon shows you one price. We show you all of them.
Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.
WHAT'S ON THIS PAGE
when this has been cheap or pricey
where the price is heading next
all-time high & low, recent range
name your number, we'll email you
Price Distribution
Price distribution over 73 days • 1 price levels
Price Analysis
Most common price: £61 (73 days, 100.0%)
Price range: £61 - £61
Price levels: 1 different prices over 73 days
Description
Product Specifications
- Format
- paperback
- ASIN
- 3838321618
- Domain
- Amazon UK
- Release Date
- 12 November 2009
- Listed Since
- 16 November 2009
Barcode
No barcode data available
Similar Products You Might Like
System-on-Chip Test Architectures: Nanometer Design for Testability: Volume . (Systems on Silicon, Volume .)
Elsevier
CTL for Test Information of Digital ICs
Springer
Testing of Interposer-Based 2.5D Integrated Circuits
Springer
Networks-on-Chips: Theory and Practice (Embedded Multi-Core Systems)
CRC Press
On-Line Testing for VLSI: 11 (Frontiers in Electronic Testing, 11)
Springer
The Chip Is the Network (Foundations and Trends (R) in Electronic Design Automation): Towards a Science of Network-on-Chip Design
Price unavailable
Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC (System-on-Chip Design and Technologies)
CRC Press
Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures: 184 (Lecture Notes in Electrical Engineering, 184)
Springer
Springer Defect-Oriented Testing for Nano-Metric CMOS VLSI
Springer
Principles of Testing Electronic Systems (Wiley-Interscience)
Wiley
Communication Architectures for Systems-on-Chip: 1 (Embedded Systems)
CRC Press
Design and Test Technology for Dependable Systems-on-Chip (Advances in Computer and Electrical Engineering)
Information Science Reference
Designing Reliable and Efficient Networks on Chips: 34 (Lecture Notes in Electrical Engineering, 34)
Springer
Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits (Devices, Circuits, and Systems)
CRC Press
Network-on-Chip Architectures: A Holistic Design Exploration: 45 (Lecture Notes in Electrical Engineering, 45)
Springer
Introduction to Advanced System-on-Chip Test Design and Optimization: 29 (Frontiers in Electronic Testing, 29)
Springer
On-Chip Interconnect with aelite: Composable and Predictable Systems (Embedded Systems)
Springer
Introduction to Advanced System-on-Chip Test Design - Springer
Springer
Chiplet-Based System-on-a-Chip (SoC) Architecture: Future of Advanced Computing
Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits: 17 (Frontiers in Electronic Testing, 17)
Springer
Integrated Circuit Test Engineering: Modern Techniques
Springer
Designing Network On-Chip Architectures - NoC Technology Guide
CRC Press
Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits: 17 (Frontiers in Electronic Testing, 17)
Springer
Reconfigurable Networks-on-Chip
Springer