Reconfigurable Networks-on-Chip - Image 1

£71.92

Springer Reconfigurable Networks-on-Chip

Name: Reconfigurable Networks-on-Chip
Brand: Springer
Price: 72.45 GBP
Availability: InStock

Architecture & Microprocessors

Price History & Forecast

Last 78 days • 78 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 78 days • 2 price levels

Days at Price

Current Price

Price Analysis

Most common price: £72 (77 days, 98.7%)

Price range: £72 - £72

Price levels: 2 different prices over 78 days

Description

This book provides a comprehensive survey of recent progress in the design and implementation of Networks-on-Chip. It addresses a wide spectrum of on-chip communication problems, ranging from physical, network, to application layers. Specific topics that are explored in detail include packet routing, resource arbitration, error control/correction, application mapping, and communication scheduling. Additionally, a novel bi-directional communication channel NoC (BiNoC) architecture is described, with detailed explanation. Written for practicing engineers in need of practical knowledge about the design and implementation of networks-on-chip; Includes tutorial-like details to introduce readers to a diverse range of NoC designs, as well as in-depth analysis for designers with NoC experience to explore advanced issues; Describes a variety of on-chip communication architectures, including a novel bi-directional communication channel NoC. From the Foreword: Overall this book shows important advances over the state of the art that will affect future system design as well as R&D in tools and methods for NoC design. It represents an important reference point for both designers and electronic design automation researchers and developers. --Giovanni De Micheli

Product Specifications

Brand: Springer
Format: hardcover
ASIN: 1441993401
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 15 December 2011
Listed Since: 31 December 2010

Barcode

No barcode data available

Springer Reconfigurable Networks-on-Chip

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Reconfigurable Networks-on-Chip

Principles and Practices of Interconnection Networks (The Morgan Kaufmann Series in Computer Architecture and Design)

Network Processors: Architecture, Programming, and Implementation (Systems on Silicon)

Network-Embedded Management and Applications: Understanding Programmable Networking Infrastructure

Logic Design of NanoICS (Nano- and Microscience, Engineering, Technology and Medicine)

Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs

Design of Interconnection Networks for Programmable Logic

High-Speed System and Analog Input/Output Design

Wireless Interface Technologies for 3D IC and Module Integration

Computer Systems and Networks (Fasttrack)

NETWORKING 2006. Networking Technologies, Services, Protocols; Performance of Computer and Communication Networks; Mobile and Wireless Communications ... (Lecture Notes in Computer Science, 3976)

Tools for Teaching Computer Networking and Hardware Concepts

Digital Logic Design Using Verilog: Coding and RTL Synthesis

Security in Network Coding (Wireless Networks)

Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware (Chapman & Hall/CRC Computer and Information Science Series)

Design of Digital Systems and Devices: 79 (Lecture Notes in Electrical Engineering, 79)

Handbuch der Kommunikationsnetze: Einführung in die Grundlagen und Methoden der Kommunikationsnetze

Advanced Computer and Communication Engineering Technology: Proceedings of the 1st International Conference on Communication and Computer Engineering: ... Notes in Electrical Engineering, 315)

Network Performance Analysis: Using the J Programming Language

Data and Computer Communications: Networking and Internetworking

Digital Communications

High Level Synthesis of ASICs under Timing and Synchronization Constraints: 177 (The Springer International Series in Engineering and Computer Science, 177)

Digital Design: A Systems Approach

High Performance Networks: Technology and Protocols: 237 (The Springer International Series in Engineering and Computer Science, 237)