Designing Reliable and Efficient Networks on Chips: 34 (Lecture Notes in Electrical Engineering, 34) - Image 1

£99.98

Springer Designing Reliable and Efficient Networks on Chips: 34 (Lecture Notes in Electrical Engineering, 34)

Name: Designing Reliable and Efficient Networks on Chips: 34 (Lecture Notes in Electrical Engineering, 34)
Brand: Springer
Price: 97.18 GBP
Availability: InStock

Architecture & Microprocessors

Price History & Forecast

Last 40 days • 40 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 40 days • 2 price levels

Days at Price

Current Price

Price Analysis

Most common price: £97 (39 days, 97.5%)

Price range: £97 - £100

Price levels: 2 different prices over 40 days

Description

Product Description The book provides state-of-the-art methods to solve some of the most important problems encountered during NoC design. It is the first book to present in depth the state-of-the-art algorithms and optimization models for performing system-level design of NoCs. From the Back Cover Developing NoC based interconnect tailored to a particular application domain, satisfying the application performance constraints with minimum power-area overhead is a major challenge. With technology scaling, as the geometries of on-chip devices reach the physical limits of operation, another important design challenge for NoCs will be to provide dynamic (run-time) support against permanent and intermittent faults that can occur in the system. The purpose of Designing Reliable and Efficient Networks on Chips is to provide state-of-the-art methods to solve some of the most important and time-intensive problems encountered during NoC design. About the Author Dr. Srinivasan Murali is a co-founder and CTO of iNoCs and a research scientist at the Ecole Polytechnique Fédérale de Lausanne (EPFL), Switzerland. He received the MS and PhD degrees in Electrical Engineering from Stanford University in 2007. His research interests include interconnect design for Systems on Chips, with particular emphasis on developing CAD tools and design methods for Networks on Chips. His interests also include thermal modeling and reliability of multi-core systems. He has been actively involved in several conferences (such as DATE, CODES-ISSS, NoC symposium, VLSI-SoC) as a program committee member/session chair and is a reviewer for many leading conferences and journals. He is a recipient of the EDAA outstanding dissertation award for 2007 for his work on interconnect architecture design. He received a best paper award at the DATE 2005 conference and a best paper nomination at the ICCAD 2006 conference. One of his papers has also been selected as one of "The Most Influential Papers of 10 Years DATE". He has over 30 publications in leading conferences and journals in this field.

Product Specifications

Brand: Springer
Format: Paperback
ASIN: 904818200X
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 28 October 2010
Listed Since: 23 December 2010

Barcode

No barcode data available

Springer Designing Reliable and Efficient Networks on Chips: 34 (Lecture Notes in Electrical Engineering, 34)

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Network-on-Chip: The Next Generation of System-on-Chip Integration

Network-on-Chip Architectures: A Holistic Design Exploration: 45 (Lecture Notes in Electrical Engineering, 45)

Design Automation for Differential MOS Current-Mode Logic Circuits

Reliability, Availability and Serviceability of Networks-on-Chip

Designing 2D and 3D Network-on-Chip Architectures

The Chip Is the Network (Foundations and Trends (R) in Electronic Design Automation): Towards a Science of Network-on-Chip Design

Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC (System-on-Chip Design and Technologies)

Networks-on-Chips: Theory and Practice (Embedded Multi-Core Systems)

Design and Crosstalk Analysis in Carbon Nanotube Interconnects

Springer - Long-Term Reliability of Nanometer VLSI Systems

Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits (Devices, Circuits, and Systems)

Design of 3D Integrated Circuits and Systems: Multicore Architecture, Thermal Management, and Reliability: 33 (Devices, Circuits, and Systems)

Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling: From the Clock Path to the Data Path

Networks-on-Chips: Theory and Practice (Embedded Multi-Core Systems)

Silicon Nanowire Transistors

System-level Techniques for Analog Performance Enhancement

Energy Efficient Computing & Electronics: Devices to Systems (Devices, Circuits, and Systems)

Injection-Locking in Mixed-Mode Signal Processing

Design of 3D Integrated Circuits and Systems (Devices, Circuits, and Systems)

Bio-Inspired Fault-Tolerant Algorithms for Network-on-Chip

Millimeter-Wave Integrated Circuits: Methodologies for Research, Design and Innovation: 658 (Lecture Notes in Electrical Engineering, 658)

Emerging Research in Computing, Information, Communication and Applications: ERCICA 2018, Volume 1: 882 (Advances in Intelligent Systems and Computing, 882)

Autonomic Networking-on-Chip: Bio-Inspired Specification, Development, and Verification (Embedded Multi-Core Systems)

Proceeding of the Second International Conference on Microelectronics, Computing & Communication Systems (MCCS 2017): 476 (Lecture Notes in Electrical Engineering, 476)