Network-on-Chip Architectures: A Holistic Design Exploration: 45 (Lecture Notes in Electrical Engineering, 45) - Image 1

£107.43

Springer Network-on-Chip Architectures: A Holistic Design Exploration: 45 (Lecture Notes in Electrical Engineering, 45)

Name: Network-on-Chip Architectures: A Holistic Design Exploration: 45 (Lecture Notes in Electrical Engineering, 45)
Brand: Springer
Price: 107.43 GBP
Availability: InStock

Architecture & Microprocessors

This is the most expensive it has ever been. Walk away.

£107 today · previous high £107 · all-time low £104

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 639 days • 639 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 639 days • 3 price levels

Days at Price

Current Price

Price Analysis

Most common price: £107 (497 days, 77.8%)

Price range: £104 - £107

Price levels: 3 different prices over 639 days

Description

NoC architectures are seen as a possible solution to burgeoning global wiring delays in many-core chips, and this work deals with the main issues that need to be resolved in performance, energy efficiency, reliability, variability and silicon area consumption. From the Back Cover The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Integration at these levels has highlighted the criticality of the on-chip interconnects. Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoning global wiring delays in many-core chips, and have recently crystallized into a significant research domain. On-chip networks instill a new flavor to communication research due to their inherently resource-constrained nature. Despite the lightweight character demanded of the NoC components, modern designs require ultra-low communication latencies in order to cope with inflating data bandwidths. The work presented in Network-on-Chip Architectures addresses these issues through a comprehensive exploration of the design space. The design aspects of the NoC are viewed through a penta-faceted prism encompassing five major issues: (1) performance, (2) silicon area consumption, (3) power/energy efficiency, (4) reliability, and (5) variability. These five aspects serve as the fundamental design drivers and critical evaluation metrics in the quest for efficient NoC implementations. The research exploration employs a two-pronged approach: (a) MICRO-architectural innovations within the major NoC components, and (b) MACRO-architectural choices aiming to seamlessly merge the interconnection backbone with the remaining system modules. These two research threads and the aforementioned five key metrics mount a holistic and in-depth attack on most issues surrounding the design of NoCs in multi-core architectures.

Product Specifications

Brand: Springer
Format: paperback
ASIN: 9400730497
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 14 March 2012
Listed Since: 08 March 2012

Barcode

No barcode data available

Springer Network-on-Chip Architectures: A Holistic Design Exploration: 45 (Lecture Notes in Electrical Engineering, 45)

This is the most expensive it has ever been. Walk away.

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Networks-on-Chips: Theory and Practice (Embedded Multi-Core Systems)

Designing 2D and 3D Network-on-Chip Architectures

Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC (System-on-Chip Design and Technologies)

Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures: 184 (Lecture Notes in Electrical Engineering, 184)

Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms

Designing Reliable and Efficient Networks on Chips: 34 (Lecture Notes in Electrical Engineering, 34)

Springer Multi-Microprocessor Systems for Real-Time Apps

Multi-Processor System-on-Chip 2: Applications

Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication (Premier Reference Source)

Networks on Chip

Reconfigurable Networks-on-Chip

Computer Architecture: A Quantitative Approach (The Morgan Kaufmann Series in Computer Architecture and Design)

The Chip Is the Network (Foundations and Trends (R) in Electronic Design Automation): Towards a Science of Network-on-Chip Design

Reconfigurable Networks-on-Chip

Advanced Multicore Systems-On-Chip: Architecture, On-Chip Network, Design

Engineering the Complex SOC: Fast, Flexible Design with Configurable Processors

Bio-Inspired Fault-Tolerant Algorithms for Network-on-Chip

Heterogeneous Multicore Processor Technologies for Embedded Systems

Computer Architecture and Organization: Fundamentals and Architecture Security

Computer Systems Architecture (Chapman & Hall/CRC Textbooks in Computing)

Communication Architectures for Systems-on-Chip: 1 (Embedded Systems)

Computer Systems Architecture (Chapman & Hall/CRC Textbooks in Computing)

Programming Heterogeneous MPSoCs: Tool Flows to Close the Software Productivity Gap

Computer Architecture: A Quantitative Approach (The Morgan Kaufmann Series in Computer Architecture and Design)