Wafer-Level Testing and Test During Burn-In for Integrated Circuits (Artech House Integrated Microsystems) - Image 1

£39.21

Artech House Wafer-Level Testing and Test During Burn-In for Integrated Circuits (Artech House Integrated Microsystems)

Name: Wafer-Level Testing and Test During Burn-In for Integrated Circuits (Artech House Integrated Microsystems)
Brand: Artech House
Price: 67.82 GBP
Availability: InStock

Circuits

Price History & Forecast

Last 21 days • 21 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 21 days • 2 price levels

Days at Price

Current Price

Price Analysis

Most common price: £68 (20 days, 95.2%)

Price range: £39 - £68

Price levels: 2 different prices over 21 days

Description

Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This hands-on resource provides a comprehensive analysis of these methods, showing how wafer-level testing during burn-in (WLTBI) helps lower product cost in semiconductor manufacturing. Engineers learn how to implement the testing of integrated circuits at the wafer-level under various resource constraints. Moreover, this unique book helps practitioners address the issue of enabling next generation products with previous generation testers. Practitioners also find expert insights on current industry trends in WLTBI test solutions.

Product Specifications

Brand: Artech House
Format: hardcover
ASIN: 1596939893
Category: Books > Subjects > Science, Nature & Maths > Engineering & Technology > Electronics & Communications Engineering > Electronics Engineering > Circuits
Domain: Amazon UK
Release Date: 31 March 2010
Listed Since: 12 October 2009

Barcode

No barcode data available

Artech House Wafer-Level Testing and Test During Burn-In for Integrated Circuits (Artech House Integrated Microsystems)

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

RF Measurements of Die and Packages

RF Measurements of Die and Packages (Microwave Library)

Springer Wafer Scale Integration - Technical Engineering Book

System-on-Chip Test Architectures: Nanometer Design for Testability: Volume . (Systems on Silicon, Volume .)

Testing of Interposer-Based 2.5D Integrated Circuits

Wafer Scale Integration

High-Level Test Synthesis of Digital VLSI Circuits (Artech House Solid-State Technology Library)

Integrated Circuit Failure Analysis: A Guide to Preparation Techniques (Quality and Reliability Engineering Series)

Integrated Interconnect Technologies for 3D Nanoelectronic Systems

Influence of Temperature on Microelectronics and System Reliability: A Physics of Failure Approach (Electronic Packaging)

Testing of Interposer-Based 2.5D Integrated Circuits

Component Reliability for Electronic Systems (Artech House Remote Sensing Library)

On-Wafer Microwave Measurements and De-embedding

Integrated Circuit, Hybrid, and Multichip Module Package Design Guidelines: A Focus on Reliability

A Hands-On Guide to Designing Embedded Systems (Artech House Integrated Microsystems Library)

Digital Hardware Testing: Transistor-level Fault Modeling and Testing (Materials Library S.)

Wiley Quality Conformance of Microelectronic Packages Book

Wafer Level 3-D ICs Process Technology (Integrated Circuits and Systems)

Wiley Digital Logic Testing and Simulation - Engineering Book

Silicon-Germanium Heterojunction Bipolar Transistors

Silicon-Germanium Heterojunction Bipolar Transistors

CTL for Test Information of Digital ICs

Design of 3D Integrated Circuits and Systems (Devices, Circuits, and Systems)

Digital System Test and Testable Design: Using HDL Models and Architectures