We can't find the internet
Attempting to reconnect
Something went wrong!
Hang in there while we get back on track
£71.57
Artech House High-Level Test Synthesis of Digital VLSI Circuits (Artech House Solid-State Technology Library)
Price data last checked 100 day(s) ago - refreshing...
We'll watch every seller, every day. One email when your price arrives.
It has never been this cheap. We have no record of a lower price.
£72 today · cheaper than every other day in the last 24 months
NEW HERE?
Amazon shows you one price. We show you all of them.
Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.
WHAT'S ON THIS PAGE
when this has been cheap or pricey
where the price is heading next
all-time high & low, recent range
name your number, we'll email you
Price History & Forecast
Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.
Last 631 days • 631 data points (No recent data available)
Price Distribution
Price distribution over 631 days • 4 price levels
Price Analysis
Most common price: £97 (374 days, 59.3%)
Price range: £72 - £97
Price levels: 4 different prices over 631 days
Description
Key Features
Used Book in Good Condition
Product Specifications
- Brand
- Artech House
- Format
- hardcover
- ASIN
- 0890069077
- Category
- Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
- Domain
- Amazon UK
- Release Date
- 31 January 1997
- Listed Since
- 05 February 2007
Barcode
No barcode data available
Similar Products You Might Like
PLD Based Design with VHDL: RTL Design, Synthesis and Implementation
Springer
Digital Logic Design Using Verilog: Coding and RTL Synthesis
Springer
Integrated Circuit Test Engineering: Modern Techniques
Springer
Introduction to VLSI Design Flow
VLSI Circuit Design Methodology Demystified: A Conceptual Taxonomy
Wiley-IEEE Press
VHDL for Logic Synthesis
Wiley-Blackwell
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Springer
Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog
Springer
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Springer
Digital Integrated Circuits: Design-for-Test Using Simulink and Stateflow
CRC Press
Digital VLSI Design and Simulation with Verilog
Wiley
Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
Springer
RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability (IEEE Press)
Wiley
Testing of Interposer-Based 2.5D Integrated Circuits
Springer
Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits: 17 (Frontiers in Electronic Testing, 17)
Springer
Direct Transistor-Level Layout for Digital Blocks
Springer
Learning from VLSI Design Experience
Springer
Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits: 17 (Frontiers in Electronic Testing, 17)
Springer
Design of Digital Systems and Devices: 79 (Lecture Notes in Electrical Engineering, 79)
Springer
Switch-Level Timing Simulation of MOS VLSI Circuits: 66 (The Springer International Series in Engineering and Computer Science, 66)
Springer
VLSI Design and Test: 21st International Symposium, VDAT 2017, Roorkee, India, June 29 – July 2, 2017, Revised Selected Papers: 711 (Communications in Computer and Information Science, 711)
Springer
SystemVerilog for Hardware Description: RTL Design and Verification
Springer
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®
Springer
SystemVerilog for Hardware Description: RTL Design and Verification
Springer