Digital Logic Design Using Verilog: Coding and RTL Synthesis - Image 1

£111.19

Springer Digital Logic Design Using Verilog: Coding and RTL Synthesis

Name: Digital Logic Design Using Verilog: Coding and RTL Synthesis
Brand: Springer
Price: 111.19 GBP
Availability: InStock

Architecture & Microprocessors

Price History & Forecast

Last 79 days • 79 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 79 days • 1 price levels

Days at Price

Price Analysis

Most common price: £111 (79 days, 100.0%)

Price range: £111 - £111

Price levels: 1 different prices over 79 days

Description

This book is designed to serve as a hands-on professional reference with additional utility as a textbook for upper undergraduate and some graduate courses in digital logic design. This book is organized in such a way that that it can describe a number of RTL design scenarios, from simple to complex. The book constructs the logic design story from the fundamentals of logic design to advanced RTL design concepts. Keeping in view the importance of miniaturization today, the book gives practical information on the issues with ASIC RTL design and how to overcome these concerns. It clearly explains how to write an efficient RTL code and how to improve design performance. The book also describes advanced RTL design concepts such as low-power design, multiple clock-domain design, and SOC-based design. The practical orientation of the book makes it ideal for training programs for practicing design engineers and for short-term vocational programs. The contents of the book will also make ita useful read for students and hobbyists.

Product Specifications

Brand: Springer
Format: hardcover
ASIN: 8132227891
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 23 June 2016
Listed Since: 17 February 2016

Barcode

No barcode data available

Springer Digital Logic Design Using Verilog: Coding and RTL Synthesis

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

SystemVerilog for Hardware Description: RTL Design and Verification

Design of Digital Systems and Devices: 79 (Lecture Notes in Electrical Engineering, 79)

Digital Design: A Systems Approach

Principles of VLSI RTL Design: A Practical Guide

Digital Logic: With an Introduction to Verilog and FPGA-Based Design

Digital Design (VHDL): An Embedded Systems Approach Using VHDL

Switch-Level Timing Simulation of MOS VLSI Circuits: 66 (The Springer International Series in Engineering and Computer Science, 66)

High Level Synthesis of ASICs under Timing and Synchronization Constraints: 177 (The Springer International Series in Engineering and Computer Science, 177)

Systèmes numériques: Cours et exercices corrigés

Logic Design of NanoICS (Nano- and Microscience, Engineering, Technology and Medicine)

Circuit Analysis, Simulation and Design (Volume 2) (Advances in CAD for VLSI, Volume 2)

Embedded Microprocessor System Design using FPGAs

Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs

FPGA Design: Best Practices for Team-based Reuse

Functional Design Errors in Digital Circuits: Diagnosis Correction and Repair: 32 (Lecture Notes in Electrical Engineering, 32)

Logic Circuit Design: Selected Topics and Methods

FPGA 12 Proceedings of the 2012 ACM/SIGDA International Symposium on Field Programmable Gate Arrays

Introduction to Digital Systems Design

Multi-Level Simulation for VLSI Design: 18 (The Springer International Series in Engineering and Computer Science, 18)

Guide to FPGA Implementation of Arithmetic Functions: 149 (Lecture Notes in Electrical Engineering, 149)

Design of Interconnection Networks for Programmable Logic

Introduction to Analog VLSI Design Automation: 95 (The Springer International Series in Engineering and Computer Science, 95)

Digitally-Assisted Analog and Analog-Assisted Digital IC Design

Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis: 270 (The Springer International Series in Engineering and Computer Science)