Direct Transistor-Level Layout for Digital Blocks - Image 1

£74.80

Springer Direct Transistor-Level Layout for Digital Blocks

Name: Direct Transistor-Level Layout for Digital Blocks
Brand: Springer
Price: 74.8 GBP
Availability: InStock

Computer Aided Design

About as cheap as it gets. The only time it was cheaper was 2 years ago.

£75 today · all-time low £72 (Jun 2024) · usually the usual

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 638 days • 638 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 638 days • 3 price levels

Days at Price

Current Price

Price Analysis

Most common price: £73 (390 days, 61.1%)

Price range: £73 - £75

Price levels: 3 different prices over 638 days

Description

Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library. Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability. The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout. Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.

Product Specifications

Brand: Springer
Format: paperback
ASIN: 1475779518
Category: Books > Subjects > Computing & Internet > Software & Graphics > Graphics & Multimedia > Computer Aided Design
Domain: Amazon UK
Publication Date: 23 March 2013
Listed Since: 06 August 2014

Barcode

No barcode data available

Springer Direct Transistor-Level Layout for Digital Blocks

About as cheap as it gets. The only time it was cheaper was 2 years ago.

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Model and Design of Bipolar and MOS Current-Mode Logic: CML, ECL and SCL Digital Circuits

Operation and Modeling of the MOS Transistor

Transistor Circuit Techniques: Discrete and Integrated (Tutorial Guides in Electronic Engineering)

Amplifiers, Comparators, Multipliers, Filters, and Oscillators (CMOS Analog Integrated Circuits)

Compact Transistor Modelling for Circuit Design (Computational Microelectronics)

Silicon-Germanium Heterojunction Bipolar Transistors

Silicon-Germanium Heterojunction Bipolar Transistors

Transistors!: 1 (New Era Electronics: A Lecture Notes Series)

Transistor Circuit Techniques: Discrete and Integrated (Tutorial Guides in Electronic Engineering)

Three-Dimensional Integrated Circuit Design (Morgan Kaufmann Series in Systems on Silicon (Hardcover))

Introduction to VLSI Design Flow

MOSFET MODELING FOR VLSI SIMULATION: THEORY AND PRACTICE: 0 (International Series On Advances In Solid State Electronics And Technology)

Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits: 17 (Frontiers in Electronic Testing, 17)

Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits: 17 (Frontiers in Electronic Testing, 17)

Compact Models for Integrated Circuit Design: Conventional Transistors and Beyond

Fabrication of SiGe HBT BiCMOS Technology

Digital VLSI Design and Simulation with Verilog

Mixed Analog-digital Vlsi Devices And Technology

Analysis and Design of Analog Integrated Circuits

Algorithms for VLSI Physical Design Automation

Mosfet Modeling For Vlsi Simulation: Theory And Practice: 0 (International Series On Advances In Solid State Electronics And Technology)

Algorithms for VLSI Physical Design Automation

CRC Press Microelectronics (Electronics Handbook Series) Book

Fundamentals of Modern VLSI Devices