£182.00

Wiley Built In Test for VLSI: Pseudorandom Techniques

Price data last checked 45 day(s) ago - refreshing...

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

This is the most expensive it has ever been. Walk away.

£182 today · previous high £182 · all-time low £180

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey
↓ Forecast
where the price is heading next
↓ Statistics
all-time high & low, recent range
↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 46 days · 46 data points (no recent data)

Historical
Generating forecast…
£182.00 £179.68 £180.19 £180.69 £181.20 £181.70 £182.21 28 April 2026 09 May 2026 20 May 2026 31 May 2026 12 June 2026

Price Distribution

Price distribution over 46 days • 2 price levels

Days at Price
Current Price
3 days 43 days · current 0 11 22 32 43 £180 £182 Days at Price

Price Analysis

Most common price: £182 (43 days, 93.5%)

Price range: £180 - £182

Price levels: 2 different prices over 46 days

Description

This handbook provides ready access to all of the major concepts, techniques, problems, and solutions in the emerging field of pseudorandom pattern testing. Until now, the literature in this area has been widely scattered, and published work, written by professionals in several disciplines, has treated notation and mathematics in ways that vary from source to source. This book opens with a clear description of the shortcomings of conventional testing as applied to complex digital circuits, revewing by comparison the principles of design for testability of more advanced digital technology. Offers in-depth discussions of test sequence generation and response data compression, including pseudorandom sequence generators; the mathematics of shift-register sequences and their potential for built-in testing. Also details random and memory testing and the problems of assessing the efficiency of such tests, and the limitations and practical concerns of built-in testing.

Product Specifications

Barcode

No barcode data available

Similar Products You Might Like

Probabilistische Verfahren für den Test hochintegrierter Schaltungen: 140 (Informatik-Fachberichte, 140)
97% match

Probabilistische Verfahren für den Test hochintegrierter Schaltungen: 140 (Informatik-Fachberichte, 140)

Springer

£46.99 08 Jul 2026
Random Testing of Digital Circuits: Theory and Applications
96% match

Random Testing of Digital Circuits: Theory and Applications

CRC Press

£163.25 19 Jun 2026
A Designer’s Guide to Built-In Self-Test: 19 (Frontiers in Electronic Testing, 19)
96% match

A Designer’s Guide to Built-In Self-Test: 19 (Frontiers in Electronic Testing, 19)

Springer

£151.10 26 Jun 2026
High-Level Test Synthesis of Digital VLSI Circuits (Artech House Solid-State Technology Library)
95% match

High-Level Test Synthesis of Digital VLSI Circuits (Artech House Solid-State Technology Library)

Artech House

£74.60 06 Jul 2026
Principles of Testing Electronic Systems (Wiley-Interscience)
95% match

Principles of Testing Electronic Systems (Wiley-Interscience)

Wiley

£139.95 24 Jun 2026
Wiley-IEEE Press Digital Systems Testing and Testable Design
95% match

Wiley-IEEE Press Digital Systems Testing and Testable Design

Wiley-IEEE Press

£71.22 20 Jul 2026
Fehlerdiagnose für Schaltnetze aus Modulen mit partiell injektiven Pfadfunktionen: 139 (Informatik-Fachberichte, 139)
95% match

Fehlerdiagnose für Schaltnetze aus Modulen mit partiell injektiven Pfadfunktionen: 139 (Informatik-Fachberichte, 139)

Springer

£41.58 08 Jul 2026
Digital Integrated Circuits: Design-for-Test Using Simulink and Stateflow
95% match

Digital Integrated Circuits: Design-for-Test Using Simulink and Stateflow

CRC Press

£16.67 11 Jun 2026
Boolean Circuit Rewiring: Bridging Logical and Physical Designs
95% match

Boolean Circuit Rewiring: Bridging Logical and Physical Designs

Wiley

£79.63 07 Jul 2026
Wiley Digital Logic Testing and Simulation - Engineering Book
95% match

Wiley Digital Logic Testing and Simulation - Engineering Book

Wiley

£134.87 16 May 2026
Integrated Circuit Test Engineering: Modern Techniques
95% match

Integrated Circuit Test Engineering: Modern Techniques

Springer

£79.66 13 Jun 2026
Digital VLSI Design and Simulation with Verilog
95% match

Digital VLSI Design and Simulation with Verilog

Wiley

£88.58 09 Jul 2026
Design of Digital Systems and Devices: 79 (Lecture Notes in Electrical Engineering, 79)
95% match

Design of Digital Systems and Devices: 79 (Lecture Notes in Electrical Engineering, 79)

Springer

£90.94 14 Jul 2026
VLSI Design and Test: 21st International Symposium, VDAT 2017, Roorkee, India, June 29 – July 2, 2017, Revised Selected Papers: 711 (Communications in Computer and Information Science, 711)
95% match

VLSI Design and Test: 21st International Symposium, VDAT 2017, Roorkee, India, June 29 – July 2, 2017, Revised Selected Papers: 711 (Communications in Computer and Information Science, 711)

Springer

£71.94 30 Jun 2026
Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits: 17 (Frontiers in Electronic Testing, 17)
95% match

Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits: 17 (Frontiers in Electronic Testing, 17)

Springer

£93.13 23 Jun 2026
Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits: 17 (Frontiers in Electronic Testing, 17)
95% match

Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits: 17 (Frontiers in Electronic Testing, 17)

Springer

£99.62 04 Jul 2026
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
95% match

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

Springer

£64.59 17 Jun 2026
Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL
95% match

Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL

Wiley

£79.01 25 Jul 2026
Intellectual Property Protection in VLSI Designs: Theory and Practice
95% match

Intellectual Property Protection in VLSI Designs: Theory and Practice

Springer

£41.70 10 May 2026
Switch-Level Timing Simulation of MOS VLSI Circuits: 66 (The Springer International Series in Engineering and Computer Science, 66)
95% match

Switch-Level Timing Simulation of MOS VLSI Circuits: 66 (The Springer International Series in Engineering and Computer Science, 66)

Springer

£88.54 14 Jul 2026
Digital Logic Design Using Verilog: Coding and RTL Synthesis
95% match

Digital Logic Design Using Verilog: Coding and RTL Synthesis

Springer

£111.19 14 Jul 2026
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
95% match

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

Springer

£48.25 23 Jun 2026
On-Line Testing for VLSI: 11 (Frontiers in Electronic Testing, 11)
95% match

On-Line Testing for VLSI: 11 (Frontiers in Electronic Testing, 11)

Springer

£75.36 27 Jul 2026
Reconfigurable System Design and Verification
95% match

Reconfigurable System Design and Verification

CRC Press

£40.84 02 Jul 2026