£75.06

Wiley Boolean Circuit Rewiring: Bridging Logical and Physical Designs

Price data last checked 97 day(s) ago - refreshing...

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

This is the usual price. Wait for it to drop, or tell us your number.

£75 today · usual range £0–£0 · best ever £70

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey
↓ Forecast
where the price is heading next
↓ Statistics
all-time high & low, recent range
↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 634 days • 634 data points (No recent data available)

Historical
Generating forecast...
£120.95 £65.10 £77.29 £89.47 £101.66 £113.84 £126.03 10 June 2024 15 November 2024 22 April 2025 27 September 2025 05 March 2026

Price Distribution

Price distribution over 634 days • 4 price ranges

Days at Price
Current Price
356 days · current 224 days 45 days 9 days 0 89 178 267 356 £70-80 £80-90 £90-101 £111-121 Days at Price

Price Analysis

Most common range: £70-80 (356 days, 56.2%)

Price range: £70 - £121

Price levels: 4 price ranges over 634 days

Description

Demonstrates techniques which will allow rewiring rates of over 95%, enabling adoption of deep sub-micron chips for industrial applications Logic synthesis is an essential part of the modern digital IC design process in semi-conductor industry. This book discusses a logic synthesis technique called “rewiring” and its latest technical advancement in term of rewirability. Rewiring technique has surfaced in academic research since 1993 and there is currently no book available on the market which systematically and comprehensively discusses this rewiring technology. The authors cover logic transformation techniques with concentration on rewiring. For many decades, the effect of wiring on logic structures has been ignored due to an ideal view of wires and their negligible role in the circuit performance. However in today’s semiconductor technology wiring is the major player in circuit performance degeneration and logic synthesis engines can be improved to deal with this through wire-based transformations. This book introduces the automatic test pattern generation (ATPG)-based rewiring techniques, which are recently active in the realm of logic synthesis/verification of VLSI/SOC designs. Unique comprehensive coverage of semiconductor rewiring techniques written by leading researchers in the field Provides complete coverage of rewiring from an introductory to intermediate level Rewiring is explained as a flexible technique for Boolean logic synthesis, introducing the concept of Boolean circuit transformation and testing, with examples Readers can directly apply the described techniques to real-world VLSI design issues Focuses on the automatic test pattern generation (ATPG) based rewiring methods although some non-ATPG based rewiring methods such as graph based alternative wiring (GBAW), and “set of pairs of functions to be distinguished” (SPFD) based rewiring are also discussed A valuable resource for researchers and postgraduate students in VLSI and SoC design, as well as digital design engineers, EDA software developers, and design automation experts that specialize in the synthesis and optimization of logical circuits.

Product Specifications

Brand
Wiley
Format
Hardcover
Domain
Amazon UK
Release Date
26 February 2016
Listed Since
14 May 2013

Barcode

No barcode data available

Similar Products You Might Like

Test Pattern Generation using Boolean Proof Engines
97% match

Test Pattern Generation using Boolean Proof Engines

Springer

£69.40 31 Mar 2026
RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability (IEEE Press)
96% match

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability (IEEE Press)

Wiley

£116.88 25 Jan 2026
Technology Mapping for LUT-Based FPGA: 713 (Lecture Notes in Electrical Engineering, 713)
96% match

Technology Mapping for LUT-Based FPGA: 713 (Lecture Notes in Electrical Engineering, 713)

Springer

£76.14 08 Apr 2026
Circuit Design with VHDL (The MIT Press)
96% match

Circuit Design with VHDL (The MIT Press)

MIT Press

£55.00 13 Jan 2026
Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis: 270 (The Springer International Series in Engineering and Computer Science, 270)
96% match

Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis: 270 (The Springer International Series in Engineering and Computer Science, 270)

Springer

£83.05 08 Mar 2026
Digital Integrated Circuits: Design-for-Test Using Simulink and Stateflow
96% match

Digital Integrated Circuits: Design-for-Test Using Simulink and Stateflow

CRC Press

£20.27 07 Jan 2026
Design of Digital Systems and Devices: 79 (Lecture Notes in Electrical Engineering, 79)
96% match

Design of Digital Systems and Devices: 79 (Lecture Notes in Electrical Engineering, 79)

Springer

£88.94 12 Apr 2026
Digital Design Essentials and Xilinx 4.2i Package: United States Edition
96% match

Digital Design Essentials and Xilinx 4.2i Package: United States Edition

Prentice Hall

£73.16 07 Mar 2026
Digital VLSI Design and Simulation with Verilog
96% match

Digital VLSI Design and Simulation with Verilog

Wiley

£88.19 09 Mar 2026
Logic Design and Verification Using SystemVerilog (Revised)
96% match

Logic Design and Verification Using SystemVerilog (Revised)

CREATESPACE

£49.47 12 Jan 2026
Digital Design and Modeling with VHDL and Synthesis: 20 (Systems)
96% match

Digital Design and Modeling with VHDL and Synthesis: 20 (Systems)

Wiley

£98.48 26 Feb 2026
Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis: 270 (The Springer International Series in Engineering and Computer Science)
96% match

Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis: 270 (The Springer International Series in Engineering and Computer Science)

Springer

£77.02 11 Apr 2026
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits: 387 (The Springer International Series in Engineering and Computer Science, 387)
96% match

Computer-Aided Design Techniques for Low Power Sequential Logic Circuits: 387 (The Springer International Series in Engineering and Computer Science, 387)

Springer

£108.63 06 Feb 2026
Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation: 136 (NATO Science Series E:, 136)
96% match

Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation: 136 (NATO Science Series E:, 136)

Springer

£160.63 10 Mar 2026
Introduction to Logic Circuits & Logic Design with VHDL
96% match

Introduction to Logic Circuits & Logic Design with VHDL

£56.95 25 Jan 2026
Fehlerdiagnose für Schaltnetze aus Modulen mit partiell injektiven Pfadfunktionen: 139 (Informatik-Fachberichte, 139)
96% match

Fehlerdiagnose für Schaltnetze aus Modulen mit partiell injektiven Pfadfunktionen: 139 (Informatik-Fachberichte, 139)

Springer

£41.67 07 Mar 2026
Logic Design of NanoICS (Nano- and Microscience, Engineering, Technology and Medicine)
96% match

Logic Design of NanoICS (Nano- and Microscience, Engineering, Technology and Medicine)

CRC Press

£150.18 04 Apr 2026
Introduction to Logic Circuits & Logic Design with VHDL
96% match

Introduction to Logic Circuits & Logic Design with VHDL

Springer

£58.94 22 Jan 2026
Digital VLSI Systems Design: A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog
96% match

Digital VLSI Systems Design: A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog

Springer

£163.34 13 Jan 2026
Glsvlsi '19: Proceedings of the 2019 Great Lakes Symposium on VLSI
96% match

Glsvlsi '19: Proceedings of the 2019 Great Lakes Symposium on VLSI

MCA

£112.00 22 Feb 2026
Switching Theory for Logic Synthesis
96% match

Switching Theory for Logic Synthesis

Springer

£89.48 09 Feb 2026
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog
96% match

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

Springer

£75.40 08 Mar 2026
Digital Logic Design Using Verilog: Coding and RTL Synthesis
96% match

Digital Logic Design Using Verilog: Coding and RTL Synthesis

Springer

£111.19 12 Apr 2026
Logic Synthesis and Verification Algorithms
96% match

Logic Synthesis and Verification Algorithms

Springer

£62.45 10 Feb 2026