£83.05

Springer Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis: 270 (The Springer International Series in Engineering and Computer Science, 270)

Price data last checked 48 day(s) ago - refreshing...

View at Amazon

Price History & Forecast

Last 43 days • 43 data points (No recent data available)

Historical
Generating forecast...
£83.05 £68.64 £71.78 £74.93 £78.07 £81.22 £84.36 25 January 2026 04 February 2026 15 February 2026 25 February 2026 08 March 2026

Price Distribution

Price distribution over 43 days • 4 price levels

Days at Price
Current Price
12 days 11 days 18 days 2 days · current 0 5 9 14 18 £70 £71 £72 £83 Days at Price

Price Analysis

Most common price: £72 (18 days, 41.9%)

Price range: £70 - £83

Price levels: 4 different prices over 43 days

Description

Timing research in high performance VLSI systems has advanced at a steady pace over the last few years, while tools, especially theoretical mechanisms, lag behind. Much present timing research relies heavily on timing diagrams, which, although intuitive, are inadequate for analysis of large designs with many parameters. Further, timing diagrams offer only approximations, not exact solutions, to many timing problems and provide little insight in the cases where temporal properties of a design interact intricately with the design's logical functionalities. This book presents a methodology for timing research which facilitates analy sis and design of circuits and systems in a unified temporal and logical domain. In the first part, we introduce an algebraic representation formalism, Timed Boolean Functions (TBF's), which integrates both logical and timing informa tion of digital circuits and systems into a single formalism. We also give a canonical form, TBF BDD's, for them, which can be used for efficient ma nipulation. In the second part, we apply Timed Boolean Functions to three problems in timing research, for which exact solutions are obtained for the first time: 1. computing the exact delays of combinational circuits and the minimum cycle times of finite state machines, 2. analysis and synthesis of wavepipelining circuits, a high speed architecture for which precise timing relations between signals are essential for correct operations, 3. verification of circuit and system performance and coverage of delay faults by testing.

Product Specifications

Format
Hardcover
Domain
Amazon UK
Release Date
30 April 1994
Listed Since
15 December 2006

Barcode

No barcode data available