£62.00

LAP Lambert Academic Publishing Self-Sleep Circuits for Low Power VLSI Design: With an Emphasis on MTCMOS

Price data last checked 20 day(s) ago - will refresh soon

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

It has never been this cheap. We have no record of a lower price.

£62 today · cheaper than every other day in the last 3 months

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey
↓ Forecast
where the price is heading next
↓ Statistics
all-time high & low, recent range
↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 71 days · 71 data points (no recent data)

Historical
Generating forecast…
£62.00 £58.90 £60.14 £61.38 £62.62 £63.86 £65.10 08 July 2026 25 July 2026 12 August 2026 29 August 2026 16 September 2026

Price Distribution

Price distribution over 71 days • 1 price levels

Days at Price
71 days 0 18 36 53 71 £62 Days at Price

Price Analysis

Most common price: £62 (71 days, 100.0%)

Price range: £62 - £62

Price levels: 1 different prices over 71 days

Description

The present-day market has high demand for high functionality portable electronic devices whereas high performance chips are exceeding power dissipation limits. The feature size of the transistor came down drastically that power per unit area is more and demanding heat removal and cooling cost. Leakage Power is the prime factor in deep sub-micron designs. As the technology advances, leakage power dominates the switching power. This book emphasises the reduction of leakage power in standby mode using self-sleep circuits in distributed MTCMOS. The sizing and routing overheads in MTCMOS with sleep devices are reduced by using the self-sleep circuit. The effort is to target the challenges and design complexities related to sleep signal routing in distributed MTCMOS designs. The self-sleep circuit maintains good sleep signal integrity as it takes the well-defined clock signal of the chip as its only input. Self-sleep circuits are discussed which are incorporated in the designs of simple General Purpose Microprocessor and Fast Fourier Transform (FFT) Processor.

Product Specifications

Barcode

No barcode data available

Similar Products You Might Like

Minimizing and Exploiting Leakage in VLSI Design
86% match

Minimizing and Exploiting Leakage in VLSI Design

Springer

£129.99 15 Sep 2026
Minimization of Dynamic Power Through Structural Changes &Vt Techniques: low power cmos circuits
85% match

Minimization of Dynamic Power Through Structural Changes &Vt Techniques: low power cmos circuits

LAP Lambert Academic Publishing

£69.00 16 Sep 2026
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
83% match

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits

Springer

£48.95 13 Aug 2026
Advanced Low-Power Digital Circuit Techniques: 405 (The Springer International Series in Engineering and Computer Science, 405)
83% match

Advanced Low-Power Digital Circuit Techniques: 405 (The Springer International Series in Engineering and Computer Science, 405)

Springer

£108.77 08 Aug 2026
Energy Efficient VLSI Design and Implementation on 28nm FPGA: FPGA Based Energy Efficient Register, Memory and ALU Design
82% match

Energy Efficient VLSI Design and Implementation on 28nm FPGA: FPGA Based Energy Efficient Register, Memory and ALU Design

LAP Lambert Academic Publishing

£55.00 27 Aug 2026
Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies: 25 (Springer Series in Advanced Microelectronics, 25)
82% match

Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies: 25 (Springer Series in Advanced Microelectronics, 25)

Springer

£74.61 04 Aug 2026
Low Power Digital CMOS Design
82% match

Low Power Digital CMOS Design

Springer

£114.06 06 Aug 2026
Low Power Networks-on-Chip
82% match

Low Power Networks-on-Chip

Springer

£73.10 05 Aug 2026
Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low Power Design
82% match

Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low Power Design

Springer

£80.67 08 Aug 2026
Modelling of Low Power Accelerometer Interfacing Circuitry: Stability & Analysis
82% match

Modelling of Low Power Accelerometer Interfacing Circuitry: Stability & Analysis

LAP Lambert Academic Publishing

£55.00 14 Sep 2026
Low-Power Variation-Tolerant Design in Nanometer Silicon
82% match

Low-Power Variation-Tolerant Design in Nanometer Silicon

Springer

£80.67 06 Aug 2026
Efficient Design of Variation-Resilient Ultra-Low Energy Digital Processors
82% match

Efficient Design of Variation-Resilient Ultra-Low Energy Digital Processors

Springer

£74.91 16 Sep 2026
A Novel LVSD Design and its Robustness to Process Variation Effects: Low Power and Robust Techniques for CMOS Circuits
81% match

A Novel LVSD Design and its Robustness to Process Variation Effects: Low Power and Robust Techniques for CMOS Circuits

LAP Lambert Academic Publishing

£60.00 14 Sep 2026
Analysis of Low Power Methodologies for Multiplier: A Low Power Approach
81% match

Analysis of Low Power Methodologies for Multiplier: A Low Power Approach

LAP Lambert Academic Publishing

£71.00 15 Sep 2026
Testing and Reliable Design of CMOS Circuits: 88 (The Springer International Series in Engineering and Computer Science, 88)
81% match

Testing and Reliable Design of CMOS Circuits: 88 (The Springer International Series in Engineering and Computer Science, 88)

Springer

£109.00 04 Aug 2026
Logic Synthesis for Low Power VLSI Designs
81% match

Logic Synthesis for Low Power VLSI Designs

Springer

£117.49 15 Sep 2026
UNIFICATION OF VLSI PARTITIONING: PLACEMENT AND FLOORPLANNING
81% match

UNIFICATION OF VLSI PARTITIONING: PLACEMENT AND FLOORPLANNING

LAP Lambert Academic Publishing

£52.00 14 Sep 2026
Design and Implementation of a Low-Power SOI CMOS Receiver
81% match

Design and Implementation of a Low-Power SOI CMOS Receiver

LAP Lambert Academic Publishing

£62.00 10 Sep 2026
Understanding sub-threshold SCL for ultra-low power application: Sub-threshold logic in the field of low-power digital circuit design
81% match

Understanding sub-threshold SCL for ultra-low power application: Sub-threshold logic in the field of low-power digital circuit design

LAP Lambert Academic Publishing

£43.00 18 Sep 2026
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
81% match

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

Springer

£89.99 15 Sep 2026
Ultra-Low Power Integrated Circuit Design: Circuits, Systems, and Applications: 85 (Analog Circuits and Signal Processing, 85)
81% match

Ultra-Low Power Integrated Circuit Design: Circuits, Systems, and Applications: 85 (Analog Circuits and Signal Processing, 85)

Springer

£65.61 13 Aug 2026
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
81% match

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

Springer

£76.42 07 Aug 2026
Design of Power Reduction in Very Large Scale Integrated Systems: Power Reduction In VLSI Systems
81% match

Design of Power Reduction in Very Large Scale Integrated Systems: Power Reduction In VLSI Systems

LAP Lambert Academic Publishing

£79.00 27 Aug 2026
Energy Efficient Microprocessor Design
81% match

Energy Efficient Microprocessor Design

Springer

£76.30 31 Aug 2026