£71.00

LAP Lambert Academic Publishing Analysis of Low Power Methodologies for Multiplier: A Low Power Approach

Price data last checked 21 day(s) ago - will refresh soon

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

It has never been this cheap. We have no record of a lower price.

£71 today · cheaper than every other day in the last 3 months

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey
↓ Forecast
where the price is heading next
↓ Statistics
all-time high & low, recent range
↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 70 days · 70 data points (no recent data)

Historical
Generating forecast…
£71.00 £67.45 £68.87 £70.29 £71.71 £73.13 £74.55 08 July 2026 25 July 2026 11 August 2026 28 August 2026 15 September 2026

Price Distribution

Price distribution over 70 days • 1 price levels

Days at Price
70 days 0 18 35 53 70 £71 Days at Price

Price Analysis

Most common price: £71 (70 days, 100.0%)

Price range: £71 - £71

Price levels: 1 different prices over 70 days

Description

This research work has found an innovative method of designing as adder which is efficient in operating with low power, smaller area and lower PDP. The proposed design was implemented in a Ripple Carry Adder (RCA) to compare the performance with other methods described in this dissertation. As the contribution of this work is primarily focused on low power and the hierarchical approach, gives knowledge about design strategies, the literature on hierarchical approaches for power optimization were given as literature review. 1 bit full adders like BBL-PT, ULPFA, TGA, TFA, SERF and regular CMOS methods were discussed as past adders along with recent designs by researchers. Though there are various design techniques existing with unique advantages, the circuit level approach has been taken in this research due to the scope for construction of a full custom design. The proposed MOSSI-ULP adder is constructed with the integration of PMOS and NMOS transistors as switches than the familiar logic families. This helps to reduce the application of supply voltage and hence power reduction is possible to obtain Multiplier which consume Low Power.

Product Specifications

Barcode

No barcode data available

Similar Products You Might Like

Extreme Low-Power Mixed Signal IC Design: Subthreshold Source-Coupled Circuits
83% match

Extreme Low-Power Mixed Signal IC Design: Subthreshold Source-Coupled Circuits

Springer

£103.27 18 Sep 2026
Design and performance analysis of low power and high speed dual modulus prescalers
83% match

Design and performance analysis of low power and high speed dual modulus prescalers

LAP Lambert Academic Publishing

£63.00 17 Sep 2026
A Novel LVSD Design and its Robustness to Process Variation Effects: Low Power and Robust Techniques for CMOS Circuits
82% match

A Novel LVSD Design and its Robustness to Process Variation Effects: Low Power and Robust Techniques for CMOS Circuits

LAP Lambert Academic Publishing

£60.00 14 Sep 2026
Low Power Digital CMOS Design
82% match

Low Power Digital CMOS Design

Springer

£114.06 06 Aug 2026
Advanced Low-Power Digital Circuit Techniques: 405 (The Springer International Series in Engineering and Computer Science, 405)
82% match

Advanced Low-Power Digital Circuit Techniques: 405 (The Springer International Series in Engineering and Computer Science, 405)

Springer

£108.77 08 Aug 2026
Low-Power Design Techniques and CAD Tools for Analog and RF Integrated Circuits
81% match

Low-Power Design Techniques and CAD Tools for Analog and RF Integrated Circuits

Springer

£112.91 03 Aug 2026
Full Adder using CNFET for Mission Critical Applications: Low-power and High-Speed Circuits
81% match

Full Adder using CNFET for Mission Critical Applications: Low-power and High-Speed Circuits

LAP Lambert Academic Publishing

£53.99 14 Sep 2026
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
81% match

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

Springer

£76.42 07 Aug 2026
Design and Implementation of a Low-Power SOI CMOS Receiver
81% match

Design and Implementation of a Low-Power SOI CMOS Receiver

LAP Lambert Academic Publishing

£62.00 10 Sep 2026
Logic Synthesis for Low Power VLSI Designs
81% match

Logic Synthesis for Low Power VLSI Designs

Springer

£117.49 15 Sep 2026
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
81% match

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits

Springer

£48.95 13 Aug 2026
Low-Power Variation-Tolerant Design in Nanometer Silicon
81% match

Low-Power Variation-Tolerant Design in Nanometer Silicon

Springer

£80.67 06 Aug 2026
Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low Power Design
80% match

Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low Power Design

Springer

£80.67 08 Aug 2026
The Design of Low-Voltage, Low-Power Sigma-Delta Modulators: 483 (The Springer International Series in Engineering and Computer Science, 483)
80% match

The Design of Low-Voltage, Low-Power Sigma-Delta Modulators: 483 (The Springer International Series in Engineering and Computer Science, 483)

Springer

£120.82 13 Aug 2026
Modelling of Low Power Accelerometer Interfacing Circuitry: Stability & Analysis
80% match

Modelling of Low Power Accelerometer Interfacing Circuitry: Stability & Analysis

LAP Lambert Academic Publishing

£55.00 14 Sep 2026
Ultra-Low Power Integrated Circuit Design: Circuits, Systems, and Applications: 85 (Analog Circuits and Signal Processing, 85)
80% match

Ultra-Low Power Integrated Circuit Design: Circuits, Systems, and Applications: 85 (Analog Circuits and Signal Processing, 85)

Springer

£65.61 13 Aug 2026
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
80% match

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

Springer

£89.99 15 Sep 2026
Low-Voltage CMOS Log Companding Analog Design: 733 (The Springer International Series in Engineering and Computer Science, 733)
80% match

Low-Voltage CMOS Log Companding Analog Design: 733 (The Springer International Series in Engineering and Computer Science, 733)

Springer

£75.68 06 Aug 2026
Low-Voltage CMOS Log Companding Analog Design: 733 (The Springer International Series in Engineering and Computer Science, 733)
80% match

Low-Voltage CMOS Log Companding Analog Design: 733 (The Springer International Series in Engineering and Computer Science, 733)

Springer

£82.80 15 Sep 2026
Design and Analysis of High Performance Full Adder Cell: A Low Power Approach
80% match

Design and Analysis of High Performance Full Adder Cell: A Low Power Approach

LAP Lambert Academic Publishing

£42.00 14 Sep 2026
Understanding sub-threshold SCL for ultra-low power application: Sub-threshold logic in the field of low-power digital circuit design
80% match

Understanding sub-threshold SCL for ultra-low power application: Sub-threshold logic in the field of low-power digital circuit design

LAP Lambert Academic Publishing

£43.00 18 Sep 2026
CMOS/BiCMOS ULSI: Low Voltage, Low Power (Prentice Hall Modern Semiconductor Design Series)
80% match

CMOS/BiCMOS ULSI: Low Voltage, Low Power (Prentice Hall Modern Semiconductor Design Series)

PEARSON EDUCATION

Price unavailable
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits: 387 (The Springer International Series in Engineering and Computer Science, 387)
80% match

Computer-Aided Design Techniques for Low Power Sequential Logic Circuits: 387 (The Springer International Series in Engineering and Computer Science, 387)

Springer

£109.90 07 Aug 2026
Low Power FPGA Design Techniques at the Device and Circuit Levels
80% match

Low Power FPGA Design Techniques at the Device and Circuit Levels

LAP Lambert Academic Publishing

£40.40 30 Aug 2026