We can't find the internet
Attempting to reconnect
Something went wrong
Hang in there while we get back on track
£52.00
LAP Lambert Academic Publishing UNIFICATION OF VLSI PARTITIONING: PLACEMENT AND FLOORPLANNING
Price data last checked 22 day(s) ago - will refresh soon
We'll watch every seller, every day. One email when your price arrives.
It has never been this cheap. We have no record of a lower price.
£52 today · cheaper than every other day in the last 3 months
NEW HERE?
Amazon shows you one price. We show you all of them.
Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.
WHAT'S ON THIS PAGE
when this has been cheap or pricey
where the price is heading next
all-time high & low, recent range
name your number, we'll email you
Price History & Forecast
Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.
Last 69 days · 69 data points (no recent data)
Price Distribution
Price distribution over 69 days • 1 price levels
Price Analysis
Most common price: £52 (69 days, 100.0%)
Price range: £52 - £52
Price levels: 1 different prices over 69 days
Description
Product Specifications
- Format
- paperback
- ASIN
- 3844305068
- Domain
- Amazon UK
- Release Date
- 08 May 2011
- Listed Since
- 11 May 2011
Barcode
No barcode data available
Similar Products You Might Like
VLSI Physical Design: From Graph Partitioning to Timing Closure
Springer
Layout Optimization in VLSI Design: 8 (Network Theory and Applications, 8)
Springer
Design of Power Reduction in Very Large Scale Integrated Systems: Power Reduction In VLSI Systems
LAP Lambert Academic Publishing
Machine Learning in VLSI Computer-Aided Design
Springer
Routing Congestion in VLSI Circuits: Estimation and Optimization (Integrated Circuits and Systems)
Springer
Multi-Net Optimization of VLSI Interconnect
Springer
Layout Minimization of CMOS Cells: 160 (The Springer International Series in Engineering and Computer Science, 160)
Springer
Advanced VLSI Technology: Technical Questions with Solutions (River Publishers Series in Circuits and Systems)
Taylor & Francis
Logic Synthesis for Low Power VLSI Designs
Springer
Analog Integrated Circuit Design Automation: Placement, Routing and Parasitic Extraction Techniques
Springer
Intellectual Property Protection in VLSI Designs: Theory and Practice
Springer
Programmable Logic Block Using SRAM and CNFET Technology: -An Implementation and Design of Microstrip Planar Array
LAP Lambert Academic Publishing
Energy Efficient VLSI Design and Implementation on 28nm FPGA: FPGA Based Energy Efficient Register, Memory and ALU Design
LAP Lambert Academic Publishing
AI-Driven Optimization and Automation of Integrated Circuit Design
Elsevier
Interfacing Techniques for SoCs with Multiple Clock Domains (MCD): To Address the Challenges in Modern Deep Sub-Micron Technologies
LAP Lambert Academic Publishing
Analog Layout Generation for Performance and Manufacturability: 501 (The Springer International Series in Engineering and Computer Science, 501)
Springer
Analog Layout Generation for Performance and Manufacturability: 501 (The Springer International Series in Engineering and Computer Science, 501)
Springer
Multi-Level Simulation for VLSI Design: 18 (The Springer International Series in Engineering and Computer Science, 18)
Springer
Modern Placement Techniques
Springer
VLSI Technology & Testability: Design & Testability
LAP Lambert Academic Publishing
Estimation of Analog Layout Parasitics with Parameterized Polygons: Algorithms for Partitioning Parameterized Polygons
LAP Lambert Academic Publishing
Analog Layout Synthesis: A Survey of Topological Approaches
Springer
Modelling of Low Power Accelerometer Interfacing Circuitry: Stability & Analysis
LAP Lambert Academic Publishing
Timing Analysis and Optimization of Sequential Circuits
Springer