£73.10

Springer Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

Price data last checked 35 day(s) ago - refreshing...

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

This is the most expensive it has ever been. Walk away.

£73 today · previous high £73 · all-time low £65

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey
↓ Forecast
where the price is heading next
↓ Statistics
all-time high & low, recent range
↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 56 days • 56 data points (No recent data available)

Historical
Generating forecast...
£73.10 £64.25 £66.18 £68.11 £70.04 £71.97 £73.91 24 March 2026 06 April 2026 20 April 2026 04 May 2026 18 May 2026

Price Distribution

Price distribution over 56 days • 2 price levels

Days at Price
Current Price
13 days 43 days 0 11 22 32 43 £65 £73 Days at Price

Price Analysis

Most common price: £73 (43 days, 76.8%)

Price range: £65 - £73

Price levels: 2 different prices over 56 days

Description

This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable.

Product Specifications

Format
hardcover
Domain
Amazon UK
Release Date
02 December 2013
Listed Since
15 August 2013

Barcode

No barcode data available

Similar Products You Might Like

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
94% match

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

Springer

£68.90 22 May 2026
Arbitrary Modeling of TSVs for 3D Integrated Circuits (Analog Circuits and Signal Processing)
87% match

Arbitrary Modeling of TSVs for 3D Integrated Circuits (Analog Circuits and Signal Processing)

Springer

£74.42 31 May 2026
Thermal Testing of Integrated Circuits
85% match

Thermal Testing of Integrated Circuits

Springer

£75.68 16 May 2026
Test and Design-for-Testability in Mixed-Signal Integrated Circuits
84% match

Test and Design-for-Testability in Mixed-Signal Integrated Circuits

Springer

£107.98 02 Jun 2026
Test and Design-for-Testability in Mixed-Signal Integrated Circuits
84% match

Test and Design-for-Testability in Mixed-Signal Integrated Circuits

Springer

£92.91 27 May 2026
3D Integration for NoC-based SoC Architectures (Integrated Circuits and Systems)
84% match

3D Integration for NoC-based SoC Architectures (Integrated Circuits and Systems)

Springer

£80.64 02 Jun 2026
DESIGN AND MODELING FOR 3D ICS AND INTERPOSERS: 2 (Wspc Series In Advanced Integration And Packaging)
84% match

DESIGN AND MODELING FOR 3D ICS AND INTERPOSERS: 2 (Wspc Series In Advanced Integration And Packaging)

World Scientific Publishing Company

£60.62 01 Jun 2026
Nanometer Technology Designs: High-Quality Delay Tests
83% match

Nanometer Technology Designs: High-Quality Delay Tests

Springer

£74.87 01 Jun 2026
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits: 34 (Frontiers in Electronic Testing, 34)
83% match

Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits: 34 (Frontiers in Electronic Testing, 34)

Springer

£155.40 26 May 2026
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test: 40 (Frontiers in Electronic Testing, 40)
82% match

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test: 40 (Frontiers in Electronic Testing, 40)

Springer

£109.96 02 Jun 2026
Multi-Chip Module Test Strategies: 7 (Frontiers in Electronic Testing, 7)
82% match

Multi-Chip Module Test Strategies: 7 (Frontiers in Electronic Testing, 7)

Springer

£73.85 20 May 2026
Test Resource Partitioning for System-on-a-Chip: 20 (Frontiers in Electronic Testing, 20)
82% match

Test Resource Partitioning for System-on-a-Chip: 20 (Frontiers in Electronic Testing, 20)

Springer

£74.32 26 May 2026
Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout
82% match

Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout

Springer

£129.99 12 Jun 2026
Boundary-Scan Test: A Practical Approach
82% match

Boundary-Scan Test: A Practical Approach

Springer

£107.93 25 May 2026
Advances in Electronic Testing: Challenges and Methodologies: 27 (Frontiers in Electronic Testing, 27)
82% match

Advances in Electronic Testing: Challenges and Methodologies: 27 (Frontiers in Electronic Testing, 27)

Springer

£107.98 31 May 2026
Advanced Techniques for Embedded Systems Design and Test
82% match

Advanced Techniques for Embedded Systems Design and Test

Springer

£108.63 24 May 2026
Testability Concepts for Digital ICs: The Macro Test Approach: 3 (Frontiers in Electronic Testing, 3)
81% match

Testability Concepts for Digital ICs: The Macro Test Approach: 3 (Frontiers in Electronic Testing, 3)

Springer

£107.78 01 Jun 2026
Routing Congestion in VLSI Circuits: Estimation and Optimization (Integrated Circuits and Systems)
81% match

Routing Congestion in VLSI Circuits: Estimation and Optimization (Integrated Circuits and Systems)

Springer

£80.64 05 Jun 2026
Three-Dimensional Design Methodologies for Tree-based FPGA Architecture: 350 (Lecture Notes in Electrical Engineering, 350)
81% match

Three-Dimensional Design Methodologies for Tree-based FPGA Architecture: 350 (Lecture Notes in Electrical Engineering, 350)

Springer

£75.10 02 Jun 2026
Power-Aware Testing and Test Strategies for Low Power Devices
81% match

Power-Aware Testing and Test Strategies for Low Power Devices

Springer

£104.18 10 Jun 2026
System-Level Validation: High-Level Modeling and Directed Test Generation Techniques
81% match

System-Level Validation: High-Level Modeling and Directed Test Generation Techniques

Springer

£78.07 06 Jun 2026
Integrated Circuit Authentication: Hardware Trojans and Counterfeit Detection
81% match

Integrated Circuit Authentication: Hardware Trojans and Counterfeit Detection

Springer

£65.57 05 Jun 2026
Design for Manufacturability and Statistical Design: A Constructive Approach (Integrated Circuits and Systems)
81% match

Design for Manufacturability and Statistical Design: A Constructive Approach (Integrated Circuits and Systems)

Springer

£107.98 24 May 2026
Memory Design Techniques for Low Energy Embedded Systems
81% match

Memory Design Techniques for Low Energy Embedded Systems

Springer

£73.46 29 May 2026