£61.44

Springer Enhanced Virtual Prototyping: Featuring RISC-V Case Studies

Price data last checked 52 day(s) ago - refreshing...

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

It has never been this cheap. We have no record of a lower price.

£61 today · cheaper than every other day in the last 3 months

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey
↓ Forecast
where the price is heading next
↓ Statistics
all-time high & low, recent range
↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 39 days • 39 data points (No recent data available)

Historical
Generating forecast...
£65.60 £61.02 £62.02 £63.02 £64.02 £65.02 £66.02 11 March 2026 20 March 2026 30 March 2026 08 April 2026 18 April 2026

Price Distribution

Price distribution over 39 days • 2 price levels

Days at Price
Current Price
1 day · current 38 days 0 10 19 29 38 £61 £66 Days at Price

Price Analysis

Most common price: £66 (38 days, 97.4%)

Price range: £61 - £66

Price levels: 2 different prices over 39 days

Description

This book presents a comprehensive set of techniques that enhance all key aspects of a modern Virtual Prototype (VP)-based design flow. The authors emphasize automated formal verification methods, as well as advanced coverage-guided analysis and testing techniques, tailored for SystemC-based VPs and also the associated Software (SW). Coverage also includes VP modeling techniques that handle functional as well as non-functional aspects and also describes correspondence analyses between the Hardware- and VP-level to utilize information available at different levels of abstraction. All approaches are discussed in detail and are evaluated extensively, using several experiments to demonstrate their effectiveness in enhancing the VP-based design flow. Furthermore, the book puts a particular focus on the modern RISC-V ISA, with several case-studies covering modeling as well as VP and SW verification aspects.

Product Specifications

Format
paperback
Domain
Amazon UK
Release Date
16 October 2021
Listed Since
18 September 2021

Barcode

No barcode data available

Similar Products You Might Like

Formal and Practical Techniques for the Complex System Design Process using Virtual Prototypes: Better Early than Never
98% match

Formal and Practical Techniques for the Complex System Design Process using Virtual Prototypes: Better Early than Never

Springer

£90.00 25 Feb 2026
ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies
96% match

ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies

Springer

£90.32 08 Mar 2026
ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies
96% match

ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies

Springer

£115.91 25 Jan 2026
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
96% match

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

Springer

£79.98 22 Jan 2026
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
96% match

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

Springer

£45.56 01 Feb 2026
Computer Organization and Design RISC-V Edition: The Hardware Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design)
96% match

Computer Organization and Design RISC-V Edition: The Hardware Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design)

Morgan Kaufmann

£72.39 18 Mar 2026
Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
96% match

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

Springer

£118.03 11 Jan 2026
SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications
96% match

SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications

Springer

£111.90 25 Feb 2026
SYSTEMC IMPLEMENTATION OF A RISC-BASED PROCESSOR ARCHITECTURE: DESIGN AND IMPLEMENTATION OF A 16-BIT RISC-BASED PROCESSOR ARCHITECTURE WITH SYSTEMC LANGUAGE
96% match

SYSTEMC IMPLEMENTATION OF A RISC-BASED PROCESSOR ARCHITECTURE: DESIGN AND IMPLEMENTATION OF A 16-BIT RISC-BASED PROCESSOR ARCHITECTURE WITH SYSTEMC LANGUAGE

VDM Verlag

£57.65 02 Mar 2026
Functional Verification of Programmable Embedded Architectures: A Top-Down Approach
96% match

Functional Verification of Programmable Embedded Architectures: A Top-Down Approach

Springer

£76.14 12 Apr 2026
Application Analysis Tools for ASIP Design: Application Profiling and Instruction-set Customization
96% match

Application Analysis Tools for ASIP Design: Application Profiling and Instruction-set Customization

Springer

£102.99 14 Apr 2026
Verification Methodology Manual for SystemVerilog
96% match

Verification Methodology Manual for SystemVerilog

Springer

£85.01 02 Mar 2026
RISC-V System-on-Chip Design
96% match

RISC-V System-on-Chip Design

Morgan Kaufmann

£76.95 23 Jan 2026
Guide to Computer Processor Architecture: A RISC-V Approach, with High-Level Synthesis (Undergraduate Topics in Computer Science)
96% match

Guide to Computer Processor Architecture: A RISC-V Approach, with High-Level Synthesis (Undergraduate Topics in Computer Science)

Springer

£35.37 26 Feb 2026
SystemVerilog for Hardware Description: RTL Design and Verification
96% match

SystemVerilog for Hardware Description: RTL Design and Verification

Springer

£61.59 17 Mar 2026
SystemVerilog for Hardware Description: RTL Design and Verification
96% match

SystemVerilog for Hardware Description: RTL Design and Verification

Springer

£79.93 24 Jan 2026
Post-Silicon and Runtime Verification for Modern Processors
96% match

Post-Silicon and Runtime Verification for Modern Processors

Springer

£106.78 09 Apr 2026
Optimized ASIP Synthesis from Architecture Description Language Models
95% match

Optimized ASIP Synthesis from Architecture Description Language Models

Springer

£77.87 05 Mar 2026
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog
95% match

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

Springer

£75.40 08 Mar 2026
Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog
95% match

Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

Springer

£112.84 29 Jan 2026
System-on-Chip Security: Validation and Verification
95% match

System-on-Chip Security: Validation and Verification

Springer

£57.91 01 Mar 2026
PLD Based Design with VHDL: RTL Design, Synthesis and Implementation
95% match

PLD Based Design with VHDL: RTL Design, Synthesis and Implementation

Springer

£123.45 15 Feb 2026
Learning from VLSI Design Experience
95% match

Learning from VLSI Design Experience

Springer

£87.93 06 Apr 2026
Principles of Verilog Digital Design
95% match

Principles of Verilog Digital Design

£54.37 09 Jan 2026