We can't find the internet
Attempting to reconnect
Something went wrong
Hang in there while we get back on track
£61.83
Springer Enhanced Virtual Prototyping: Featuring RISC-V Case Studies
Price data last checked 10 day(s) ago - will refresh soon
We'll watch every seller, every day. One email when your price arrives.
This is the most expensive it has ever been. Walk away.
£62 today · previous high £62 · all-time low £62
NEW HERE?
Amazon shows you one price. We show you all of them.
Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.
WHAT'S ON THIS PAGE
when this has been cheap or pricey
where the price is heading next
all-time high & low, recent range
name your number, we'll email you
Price History & Forecast
Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.
Last 76 days · 76 data points (no recent data)
Price Distribution
Price distribution over 76 days • 1 price levels
Price Analysis
Most common price: £62 (76 days, 100.0%)
Price range: £62 - £62
Price levels: 1 different prices over 76 days
Description
Product Specifications
- Brand
- Springer
- Format
- paperback
- ASIN
- 3030548309
- Domain
- Amazon UK
- Release Date
- 16 October 2021
- Listed Since
- 18 September 2021
Barcode
No barcode data available
Similar Products You Might Like
Formal and Practical Techniques for the Complex System Design Process using Virtual Prototypes: Better Early than Never
Springer
ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies
Springer
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
Springer
Computer Organization and Design RISC-V Edition: The Hardware Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design)
Morgan Kaufmann
SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications
Springer
SYSTEMC IMPLEMENTATION OF A RISC-BASED PROCESSOR ARCHITECTURE: DESIGN AND IMPLEMENTATION OF A 16-BIT RISC-BASED PROCESSOR ARCHITECTURE WITH SYSTEMC LANGUAGE
VDM Verlag
Functional Verification of Programmable Embedded Architectures: A Top-Down Approach
Springer
Application Analysis Tools for ASIP Design: Application Profiling and Instruction-set Customization
Springer
Verification Methodology Manual for SystemVerilog
Springer
Guide to Computer Processor Architecture: A RISC-V Approach, with High-Level Synthesis (Undergraduate Topics in Computer Science)
Springer
SystemVerilog for Hardware Description: RTL Design and Verification
Springer
Post-Silicon and Runtime Verification for Modern Processors
Springer
Optimized ASIP Synthesis from Architecture Description Language Models
Springer
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog
Springer
System-on-Chip Security: Validation and Verification
Springer
PLD Based Design with VHDL: RTL Design, Synthesis and Implementation
Springer
Learning from VLSI Design Experience
Springer
Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms
Springer
Embedded Microprocessor System Design using FPGAs
Springer
Formal Verification of Floating-Point Hardware Design: A Mathematical Approach
Springer
Multi-Processor System-on-Chip 2: Applications
Wiley
Formal System Verification: State-of the-Art and Future Trends
Springer
Processor and System-on-Chip Simulation
Springer