Optimized ASIP Synthesis from Architecture Description Language Models - Image 1

£77.87

Springer Optimized ASIP Synthesis from Architecture Description Language Models

Name: Optimized ASIP Synthesis from Architecture Description Language Models
Brand: Springer
Price: 72.62 GBP
Availability: InStock

Architecture & Microprocessors

Price History & Forecast

Last 40 days • 40 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 40 days • 2 price levels

Days at Price

Current Price

Price Analysis

Most common price: £73 (22 days, 55.0%)

Price range: £73 - £78

Price levels: 2 different prices over 40 days

Description

New software tools and a sophisticated methodology above RTL are required to answer the challenges of designing an optimized application specific processor (ASIP). This book offers an automated and fully integrated implementation flow and compares it to common implementation practice. Case-studies emphasise that neither the architectural advantages nor the design space of ASIPs are sacrificed for an automated implementation. Realizing a building block which fulfils the requirements on programmability and computational power is now efficiently possible for the first time. Optimized ASIP Synthesis from Architecture Description Language Models inspires hardware designers as well as application engineers to design powerful ASIPs that will make their SoC designs unique.

Product Specifications

Brand: Springer
Format: Paperback
ASIN: 9048174287
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 19 October 2010
Listed Since: 01 October 2010

Barcode

No barcode data available

Springer Optimized ASIP Synthesis from Architecture Description Language Models

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Springer - Language-driven Exploration of Re-configurable ASIPs

Language-driven Exploration and Implementation of Partially Re-configurable ASIPs

Design of Energy-Efficient Application-Specific Instruction Set Processors

Springer - Processor Design: SoC Computing for ASICs and FPGAs

Advanced ASIC Chip Synthesis: Using Synopsys Design Compiler and PrimeTime

Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®

Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

C Compilers for ASIPs: Automatic Compiler Generation with LISA

Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®

Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms

Embedded DSP Processor Design: Application Specific Instruction Set Processors (Systems on Silicon): Volume 2

A Designer's Guide to VHDL Synthesis

Processor and System-on-Chip Simulation

Design of Object-Oriented Applications: The ODYSSEY Approach (Computer Science, Technology and Applications)

Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms

PLD Based Design with VHDL: RTL Design, Synthesis and Implementation

Ultra-Low Energy Domain-Specific Instruction-Set Processors (Embedded Systems)

Formal and Practical Techniques for the Complex System Design Process using Virtual Prototypes: Better Early than Never

Springer - Source Code Optimization for Embedded Software

Springer - SPARK: High-Level Synthesis of Digital Circuits

SYSTEMC IMPLEMENTATION OF A RISC-BASED PROCESSOR ARCHITECTURE: DESIGN AND IMPLEMENTATION OF A 16-BIT RISC-BASED PROCESSOR ARCHITECTURE WITH SYSTEMC LANGUAGE

A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide

Springer - VLSI Synthesis of DSP Kernels Book

Springer Quick-Turnaround ASIC Design in VHDL - Engineering Book