Minimizing and Exploiting Leakage in VLSI Design - Image 1

£99.99

Springer Minimizing and Exploiting Leakage in VLSI Design

Name: Minimizing and Exploiting Leakage in VLSI Design
Brand: Springer
Price: 99.99 GBP
Availability: InStock

Architecture & Microprocessors

It has never been this cheap. We have no record of a lower price.

£100 today · cheaper than every other day in the last 3 months

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 46 days · 46 data points (no recent data)

Historical

Generating forecast…

Price Distribution

Price distribution over 46 days • 1 price levels

Days at Price

Price Analysis

Most common price: £100 (46 days, 100.0%)

Price range: £100 - £100

Price levels: 1 different prices over 46 days

Description

Power consumption of VLSI (Very Large Scale Integrated) circuits has been growing at an alarmingly rapid rate. This increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of VLSI circuits today. Traditionally, dynamic (switching) power has dominated the total power consumption of an IC. However, due to current scaling trends, leakage power has now become a major component of the total power consumption in VLSI circuits. Leakage power reduction is especially important in portable/hand-held electronics such as cell-phones and PDAs. This book presents two techniques aimed at reducing leakage power in digital VLSI ICs. The first technique reduces leakage through the selective use of high threshold voltage sleep transistors. The second technique reduces leakage by applying the optimal Reverse Body Bias (RBB) voltage. This book also shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic.

Product Specifications

Brand: Springer
Format: paperback
ASIN: 1489985298
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 28 November 2014
Listed Since: 29 November 2014

Barcode

No barcode data available

Springer Minimizing and Exploiting Leakage in VLSI Design

It has never been this cheap. We have no record of a lower price.

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Leakage in Nanometer CMOS Technologies (Integrated Circuits and Systems)

Multi-Threshold CMOS Digital Circuits: Managing Leakage Power

Low-Power Digital VLSI Design: Circuits and Systems

Low-Power Digital VLSI Design: Circuits and Systems

CRC Press Low-Power CMOS Circuits: Technology and Logic Design

Low Voltage, Low Power VLSI Subsystems

Springer - Logic Synthesis for Low Power VLSI Designs Book

Direct Transistor-Level Layout for Digital Blocks

Learning from VLSI Design Experience

Low Power Design Essentials (Integrated Circuits and Systems)

Design and Modeling of Low Power VLSI Systems (Advances in Computer and Electrical Engineering)

Fundamentals of Modern VLSI Devices

Springer - Practical Low Power Digital VLSI Design Book

Springer - Practical Low Power Digital VLSI Design Book

CMOS Logic Circuit Design

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

Low-Power Electronics Design: 1 (Computer Engineering Series)

Electronics for Embedded Systems

Springer - Microelectronic Test Structures for CMOS Technology

Springer Digital Timing Macromodeling for VLSI Design Verification

Springer Low-Power High-Level Synthesis for Nanoscale CMOS

Switch-Level Timing Simulation of MOS VLSI Circuits: 66 (The Springer International Series in Engineering and Computer Science, 66)

Computer-Aided Design Techniques for Low Power Sequential Logic Circuits: 387 (The Springer International Series in Engineering and Computer Science, 387)

Circuit Analysis, Simulation and Design (Volume 2) (Advances in CAD for VLSI, Volume 2)