Architecture Design for Soft Errors - Image 1

£54.99

Morgan Kaufmann Architecture Design for Soft Errors

Name: Architecture Design for Soft Errors
Brand: Morgan Kaufmann
Price: 54.99 GBP
Availability: InStock

Architecture & Microprocessors

Price History & Forecast

Last 9 days • 9 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 9 days • 1 price levels

Days at Price

Price Analysis

Most common price: £55 (9 days, 100.0%)

Price range: £55 - £55

Price levels: 1 different prices over 9 days

Description

Architecture Design for Soft Errors provides a comprehensive description of the architectural techniques to tackle the soft error problem. It covers the new methodologies for quantitative analysis of soft errors as well as novel, cost-effective architectural techniques to mitigate them. To provide readers with a better grasp of the broader problem definition and solution space, this book also delves into the physics of soft errors and reviews current circuit and software mitigation techniques. There are a number of different ways this book can be read or used in a course: as a complete course on architecture design for soft errors covering the entire book; a short course on architecture design for soft errors; and as a reference book on classical fault-tolerant machines. This book is recommended for practitioners in semi-conductor industry, researchers and developers in computer architecture, advanced graduate seminar courses on soft errors, and (iv) as a reference book for undergraduate courses in computer architecture. Helps readers build-in fault tolerance to the billions of microchips produced each year, all of which are subject to soft errors Shows readers how to quantify their soft error reliability Provides state-of-the-art techniques to protect against soft errors

Product Specifications

Brand: Morgan Kaufmann
Format: hardcover
ASIN: 0123695295
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 12 February 2008
Listed Since: 24 August 2007

Barcode

No barcode data available

Morgan Kaufmann Architecture Design for Soft Errors

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Soft Errors in Modern Electronic Systems: 41 (Frontiers in Electronic Testing, 41)

Software Quality Assurance: In Large Scale and Complex Software-intensive Systems

Relating System Quality and Software Architecture

FPGAs and Parallel Architectures for Aerospace Applications: Soft Errors and Fault-Tolerant Design

Fault-Tolerant Design

Digital Design and Computer Architecture

Soft Errors: From Particles to Circuits (Devices, Circuits, and Systems)

Computer Architecture: Software Aspects, Coding, and Hardware

Radiation-Induced Soft Error: A Chip-Level Modeling (Foundations and Trends (R) in Electronic Design Automation)

Parallel Computer Architecture: A Hardware/Software Approach (The Morgan Kaufmann Series in Computer Architecture and Design)

Agile Software Architecture: Aligning Agile Processes and Software Architectures

Software Design for Resilient Computer Systems

CRC Press Soft Errors: From Particles to Circuits - Science Book

System-on-Chip Test Architectures: Nanometer Design for Testability: Volume . (Systems on Silicon, Volume .)

Fault-Tolerant Systems

Managing Trade-offs in Adaptable Software Architectures

Economics-Driven Software Architecture

Network Processor Design: Issues and Practices, Volume 1 (The Morgan Kaufmann Series in Computer Architecture and Design)

Computer Organisation and Architecture: Evolutionary Concepts, Principles, and Designs

Computer Architecture: A Quantitative Approach (The Morgan Kaufmann Series in Computer Architecture and Design)

Fundamentals of Computer Architecture and Design

Software Architecture in Practice (SEI Series in Software Engineering)

System on Chip Interfaces for Low Power Design

Mitigating Process Variability and Soft Errors at Circuit-Level for FinFETs