Fast, Efficient and Predictable Memory Accesses: Optimization Algorithms for Memory Architecture Aware Compilation - Image 1

£75.84

Springer Fast, Efficient and Predictable Memory Accesses: Optimization Algorithms for Memory Architecture Aware Compilation

Name: Fast, Efficient and Predictable Memory Accesses: Optimization Algorithms for Memory Architecture Aware Compilation
Brand: Springer
Price: 72.62 GBP
Availability: InStock

Architecture & Microprocessors

Price History & Forecast

Last 46 days • 46 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 46 days • 2 price levels

Days at Price

Current Price

Price Analysis

Most common price: £73 (32 days, 69.6%)

Price range: £73 - £76

Price levels: 2 different prices over 46 days

Description

Fast, Efficient and Predictable Memory Accesses presents techniques for designing fast, energy-efficient and timing predictable memory systems. By using a careful combination of compiler optimizations and architectural improvements, we can achieve more than what would be feasible at one of the levels in isolation. The described optimization algorithms achieve the goals of high performance and low energy consumption. In addition to these benefits, the use of scratchpad memories significantly improves the timing predictability of the entire system, leading to tighter worst case execution time bounds (WCET). The WCET is a relevant design parameter for all timing critical systems. In addition, the book covers algorithms to exploit the power down modes of main memories in SDRAM technology, as well as the execute-in-place feature of Flash memories. The final chapter considers the impact of the register file, which is also part of the memory hierarchy.

Product Specifications

Brand: Springer
Format: Paperback
ASIN: 9048172004
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 19 October 2010
Listed Since: 20 September 2010

Barcode

No barcode data available

Springer Fast, Efficient and Predictable Memory Accesses: Optimization Algorithms for Memory Architecture Aware Compilation

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Energy-Aware Memory Management for Embedded Multimedia Systems: A Computer-Aided Design Approach (Chapman & Hall/CRC Computer and Information Science Series)

Dynamic Memory Management for Embedded Systems

Memory Issues in Embedded Systems-on-Chip: Optimizations and Exploration

Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems: 0 (Embedded Systems)

In Search of the Next Memory: Inside the Circuitry from the Oldest to the Emerging Non-Volatile Memories

Advanced Semiconductor Memories: Architectures, Designs, and Applications

Energy Efficient High Performance Processors: Recent Approaches for Designing Green High Performance Computing (Computer Architecture and Design Methodologies)

Energy-Aware Memory Management for Embedded Multimedia Systems: A Computer-Aided Design Approach: 24 (Chapman & Hall/CRC Computer and Information Science Series)

Energy Efficient High Performance Processors: Recent Approaches for Designing Green High Performance Computing (Computer Architecture and Design Methodologies)

Springer - Data Access and Storage Management for Processors

Memory Systems: Cache, DRAM, Disk

Fast Simulation of Computer Architectures

Intelligent Speculative Compiler Optimizations: A Conceptual Framework and its Application to the Optimization of Memory Accesses

Green Computing with Emerging Memory: Low-Power Computation for Social Innovation

Green Computing with Emerging Memory: Low-Power Computation for Social Innovation

Analysis of Cache Performance for Operating Systems and Multiprogramming: 69 (The Springer International Series in Engineering and Computer Science, 69)

Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling: From the Clock Path to the Data Path

MEMORY HIERARCHY DESIGN FOR CHIP MULTIPROCESSORS: A Compiler Directed Approach

Current Sense Amplifiers for Embedded SRAM in High-Performance System-on-a-Chip Designs: 12 (Springer Series in Advanced Microelectronics, 12)

Performance Analysis of Real-Time Embedded Software

High Performance Memories: New Architecture DRAMs and SRAMs — Evolution and Function

Ultra-Low Energy Domain-Specific Instruction-Set Processors (Embedded Systems)

Energy Efficient Computing & Electronics: Devices to Systems (Devices, Circuits, and Systems)

Semiconductor Memory Devices and Circuits