£143.89

Springer A Designer’s Guide to Built-In Self-Test: 19 (Frontiers in Electronic Testing, 19)

Price data last checked 60 day(s) ago - refreshing...

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

This is the most expensive it has ever been. Walk away.

£144 today · previous high £144 · all-time low £142

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey
↓ Forecast
where the price is heading next
↓ Statistics
all-time high & low, recent range
↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 31 days · 31 data points (no recent data)

Historical
Generating forecast…
£143.89 £142.35 £142.69 £143.02 £143.36 £143.69 £144.03 08 July 2026 15 July 2026 23 July 2026 30 July 2026 07 August 2026

Price Distribution

Price distribution over 31 days • 2 price levels

Days at Price
Current Price
30 days 1 day · current 0 8 15 23 30 £142 £144 Days at Price

Price Analysis

Most common price: £142 (30 days, 96.8%)

Price range: £142 - £144

Price levels: 2 different prices over 31 days

Description

A recent technological advance is the art of designing circuits to test themselves, referred to as a Built-In Self-Test (BIST). This idea was first proposed around 1980 and has grown to become one of the most important testing techniques at the current time, as well as for the future. This book is written from a designer's perspective and describes the major BIST approaches that have been proposed and implemented since 1980, along with their advantages and limitations. The BIST approaches include the Built-In Logic Block Observer, pseudo-exhaustive BIST techniques, Circular BIST, scan-based BIST, BIST for regular structures, BIST for FPGAs and CPLDs, mixed-signal BIST, and the integration of BIST with concurrent fault detection techniques for on-line testing. Particular attention is paid to system-level use of BIST in order to maximize the benefits of BIST through reduced testing time and cost as well as high diagnostic resolution. The author spent 15 years as a designer at Bell Labs where he designed over 20 production VLSI devices and 3 production circuit boards. Sixteen of the VLSI devices contained BIST of various types for regular structures and general sequential logic, including the first BIST for Random Access Memories (RAMs), the first completely self-testing integrated circuit, and the first BIST for mixed-signal systems at Bell Labs. He has spent the past 10 years in academia where his research and development continues to focus on BIST, including the first BIST for FPGAs and CPLDs along with continued work in the area of BIST for general sequential logic and mixed-signal systems. He holds 10 US patents (with 5 more pending) for various types of BIST approaches. Therefore, the author brings a unique blend of knowledge and experience to this practical guide for designers, test engineers, product engineers, system diagnosticians, and managers.

Product Specifications

Format
paperback
Domain
Amazon UK
Publication Date
18 March 2013
Listed Since
06 August 2014

Barcode

No barcode data available

Similar Products You Might Like

Analog Signal Generation for Built-In-Self-Test of Mixed-Signal Integrated Circuits: 312 (The Springer International Series in Engineering and Computer Science, 312)
84% match

Analog Signal Generation for Built-In-Self-Test of Mixed-Signal Integrated Circuits: 312 (The Springer International Series in Engineering and Computer Science, 312)

Springer

£75.40 29 Aug 2026
Embedded Processor-Based Self-Test: 28 (Frontiers in Electronic Testing, 28)
83% match

Embedded Processor-Based Self-Test: 28 (Frontiers in Electronic Testing, 28)

Springer

£108.01 05 Aug 2026
Test and Design-for-Testability in Mixed-Signal Integrated Circuits
82% match

Test and Design-for-Testability in Mixed-Signal Integrated Circuits

Springer

£108.01 07 Aug 2026
Test and Design-for-Testability in Mixed-Signal Integrated Circuits
82% match

Test and Design-for-Testability in Mixed-Signal Integrated Circuits

Springer

£91.75 06 Aug 2026
High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test: 22A (Frontiers in Electronic Testing, 22A)
79% match

High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test: 22A (Frontiers in Electronic Testing, 22A)

Springer

£108.01 05 Aug 2026
Boundary-Scan Test: A Practical Approach
79% match

Boundary-Scan Test: A Practical Approach

Springer

£108.01 05 Aug 2026
Testing and Reliable Design of CMOS Circuits: 88 (The Springer International Series in Engineering and Computer Science, 88)
79% match

Testing and Reliable Design of CMOS Circuits: 88 (The Springer International Series in Engineering and Computer Science, 88)

Springer

£109.00 04 Aug 2026
Testing and Reliable Design of CMOS Circuits: 88 (The Springer International Series in Engineering and Computer Science, 88)
79% match

Testing and Reliable Design of CMOS Circuits: 88 (The Springer International Series in Engineering and Computer Science, 88)

Springer

£122.96 13 Sep 2026
Boundary-Scan Test: A Practical Approach
79% match

Boundary-Scan Test: A Practical Approach

Springer

£129.72 19 Aug 2026
Design for Testability, Debug and Reliability: Next Generation Measures Using Formal Techniques
79% match

Design for Testability, Debug and Reliability: Next Generation Measures Using Formal Techniques

Springer

£52.79 20 Sep 2026
Fault-Tolerance Techniques for SRAM-Based FPGAs: 32 (Frontiers in Electronic Testing, 32)
79% match

Fault-Tolerance Techniques for SRAM-Based FPGAs: 32 (Frontiers in Electronic Testing, 32)

Springer

£84.75 18 Aug 2026
Digital System Test and Testable Design: Using HDL Models and Architectures
79% match

Digital System Test and Testable Design: Using HDL Models and Architectures

Springer

£59.58 19 Sep 2026
CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test: 40 (Frontiers in Electronic Testing, 40)
79% match

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test: 40 (Frontiers in Electronic Testing, 40)

Springer

£114.65 07 Aug 2026
VLSI Design: A Practical Guide for FPGA and ASIC Implementations: 0 (SpringerBriefs in Electrical and Computer Engineering)
79% match

VLSI Design: A Practical Guide for FPGA and ASIC Implementations: 0 (SpringerBriefs in Electrical and Computer Engineering)

Springer

£52.43 04 Aug 2026
Advanced Techniques for Embedded Systems Design and Test
79% match

Advanced Techniques for Embedded Systems Design and Test

Springer

£109.67 05 Aug 2026
Testing Static Random Access Memories: Defects, Fault Models and Test Patterns: 26 (Frontiers in Electronic Testing, 26)
79% match

Testing Static Random Access Memories: Defects, Fault Models and Test Patterns: 26 (Frontiers in Electronic Testing, 26)

Springer

£73.92 16 Sep 2026
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
79% match

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

Springer

£73.14 04 Aug 2026
Self-Sleep Circuits for Low Power VLSI Design: With an Emphasis on MTCMOS
79% match

Self-Sleep Circuits for Low Power VLSI Design: With an Emphasis on MTCMOS

LAP Lambert Academic Publishing

£62.00 16 Sep 2026
Test Resource Partitioning for System-on-a-Chip: 20 (Frontiers in Electronic Testing, 20)
78% match

Test Resource Partitioning for System-on-a-Chip: 20 (Frontiers in Electronic Testing, 20)

Springer

£75.06 06 Aug 2026
Delay Fault Testing for VLSI Circuits: 14 (Frontiers in Electronic Testing, 14)
78% match

Delay Fault Testing for VLSI Circuits: 14 (Frontiers in Electronic Testing, 14)

Springer

£108.01 06 Aug 2026
Hierarchical Modeling for VLSI Circuit Testing: 89 (The Springer International Series in Engineering and Computer Science, 89)
78% match

Hierarchical Modeling for VLSI Circuit Testing: 89 (The Springer International Series in Engineering and Computer Science, 89)

Springer

£74.38 06 Aug 2026
Multi-Chip Module Test Strategies: 7 (Frontiers in Electronic Testing, 7)
78% match

Multi-Chip Module Test Strategies: 7 (Frontiers in Electronic Testing, 7)

Springer

£73.85 04 Aug 2026
Advances in Electronic Testing: Challenges and Methodologies: 27 (Frontiers in Electronic Testing, 27)
78% match

Advances in Electronic Testing: Challenges and Methodologies: 27 (Frontiers in Electronic Testing, 27)

Springer

£108.01 06 Aug 2026
Oscillation-Based Test in Mixed-Signal Circuits: 36 (Frontiers in Electronic Testing, 36)
78% match

Oscillation-Based Test in Mixed-Signal Circuits: 36 (Frontiers in Electronic Testing, 36)

Springer

£108.01 05 Aug 2026