£75.46

Springer IDDQ Testing of VLSI Circuits

Name: IDDQ Testing of VLSI Circuits
Brand: Springer
Price: 75.46 GBP
Availability: InStock

Architecture & Microprocessors

This is the most expensive it has ever been. Walk away.

£75 today · previous high £75 · all-time low £75

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 48 days • 48 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 48 days • 1 price levels

Days at Price

Price Analysis

Most common price: £75 (48 days, 100.0%)

Price range: £75 - £75

Price levels: 1 different prices over 48 days

Description

Power supply current monitoring to detect CMOS IC defects during production testing quietly laid down its roots in the mid-1970s. Both Sandia Labs and RCA in the United States and Philips Labs in the Netherlands practiced this procedure on their CMOS ICs. At that time, this practice stemmed simply from an intuitive sense that CMOS ICs showing abnormal quiescent power supply current (IDDQ) contained defects. Later, this intuition was supported by data and analysis in the 1980s by Levi (RACD, Malaiya and Su (SUNY-Binghamton), Soden and Hawkins (Sandia Labs and the University of New Mexico), Jacomino and co-workers (Laboratoire d'Automatique de Grenoble), and Maly and co-workers (Carnegie Mellon University). Interest in IDDQ testing has advanced beyond the data reported in the 1980s and is now focused on applications and evaluations involving larger volumes of ICs that improve quality beyond what can be achieved by previous conventional means. In the conventional style of testing one attempts to propagate the logic states of the suspended nodes to primary outputs. This is done for all or most nodes of the circuit. For sequential circuits, in particular, the complexity of finding suitable tests is very high. In comparison, the IDDQ test does not observe the logic states, but measures the integrated current that leaks through all gates. In other words, it is like measuring a patient's temperature to determine the state of health. Despite perceived advantages, during the years that followed its initial announcements, skepticism about the practicality of IDDQ testing prevailed. The idea, however, provided a great opportunity to researchers. New results on test generation, fault simulation, design for testability, built-in self-test, and diagnosis for this style of testing have since been reported. After a decade of research, we are definitely closer to practice.

Product Specifications

Brand: Springer
Format: paperback
ASIN: 1461363772
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 12 October 2012
Listed Since: 07 November 2013

Barcode

No barcode data available

Springer IDDQ Testing of VLSI Circuits

This is the most expensive it has ever been. Walk away.

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Digital Integrated Circuits: Design-for-Test Using Simulink and Stateflow

Springer - Bipolar and MOS Current-Mode Logic Book

Springer Defect-Oriented Testing for Nano-Metric CMOS VLSI

Boolean Circuit Rewiring: Bridging Logical and Physical Designs

Wiley Digital Logic Testing and Simulation - Engineering Book

Random Testing of Digital Circuits: Theory and Applications

Fehlerdiagnose für Schaltnetze aus Modulen mit partiell injektiven Pfadfunktionen: 139 (Informatik-Fachberichte, 139)

Model and Design of Bipolar and MOS Current-Mode Logic: CML, ECL and SCL Digital Circuits

Technology Mapping for LUT-Based FPGA: 713 (Lecture Notes in Electrical Engineering, 713)

Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits: 19 (Devices, Circuits, and Systems)

Probabilistische Verfahren für den Test hochintegrierter Schaltungen: 140 (Informatik-Fachberichte, 140)

Functional Design Errors in Digital Circuits: Diagnosis Correction and Repair: 32 (Lecture Notes in Electrical Engineering, 32)

Wiley Digital Logic Design: Tutorial and Laboratory Exercises

On-Line Testing for VLSI: 11 (Frontiers in Electronic Testing, 11)

Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits: 17 (Frontiers in Electronic Testing, 17)

Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL

Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits: 17 (Frontiers in Electronic Testing, 17)

CTL for Test Information of Digital ICs

Logic Design of NanoICS (Nano- and Microscience, Engineering, Technology and Medicine)

Design of Digital Systems and Devices: 79 (Lecture Notes in Electrical Engineering, 79)

Introduction to Logic Circuits & Logic Design with VHDL

CMOS Logic Circuit Design

Integrated Circuit Test Engineering: Modern Techniques

A Designer’s Guide to Built-In Self-Test: 19 (Frontiers in Electronic Testing, 19)