Scalable Hardware Verification with Symbolic Simulation - Image 1

£57.40

Springer Scalable Hardware Verification with Symbolic Simulation

Name: Scalable Hardware Verification with Symbolic Simulation
Brand: Springer
Price: 65.07 GBP
Availability: InStock

Systems Analysis & Design

Price History & Forecast

Last 30 days • 30 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 30 days • 5 price levels

Days at Price

Current Price

Price Analysis

Most common price: £56 (9 days, 30.0%)

Price range: £56 - £65

Price levels: 5 different prices over 30 days

Description

Product Description This book is intended as an innovative overview of current formal verification methods, combined with an in-depth analysis of some advanced techniques to improve the scalability of these methods, and close the gap between design and verification in computer-aided design. Formal Verification: Scalable Hardware Verification with Symbolic Simulation explains current formal verification methods and provides an in-depth analysis of some advanced techniques to improve the scalability of these methods and close the gap between design and verification in computer-aided design. It provides the theoretical background required to present such methods and advanced techniques, i.e. Boolean function representations, models of sequential networks and, in particular, some novel algorithms to expose the disjoint support decompositions of Boolean functions, used in one of the scalable approaches. From the Back Cover Scalable Hardware Verification with Symbolic Simulation presents recent advancements in symbolic simulation-based solutions which radically improve scalability. It overviews current verification techniques, both based on logic simulation and formal verification methods, and unveils the inner workings of symbolic simulation. The core of this book focuses on new techniques that narrow the performance gap between the complexity of digital systems and the limited ability to verify them. In particular, it covers a range of solutions that exploit approximation and parametrization methods, including quasi-symbolic simulation, cycle-based symbolic simulation, and parameterizations based on disjoint-support decompositions. In structuring this book, the author’s hope was to provide interesting reading for a broad range of design automation readers. The first two chapters provide an overview of digital systems design and, in particular, verification. Chapter 3 reviews mainstream symbolic techniques in formal verification, dedicating most of its focus to symbolic simulation. The fourth chapter covers the necessary principles of parametric forms and disjoint-support decompositions. Chapters 5 and 6 focus on recent symbolic simulation techniques, and the final chapter addresses key topics needing further research. Scalable Hardware Verification with Symbolic Simulation is for verification engineers and researchers in the design automation field.

Product Specifications

Brand: Springer
Format: hardcover
ASIN: 0387244115
Category: Books > Subjects > Computing & Internet > Computer Science > Systems Analysis & Design
Domain: Amazon UK
Release Date: 21 December 2005
Listed Since: 10 December 2006

Barcode

No barcode data available

Springer Scalable Hardware Verification with Symbolic Simulation

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Formal Verification of Simulink/Stateflow Diagrams: A Deductive Approach

Springer - Formal Methods and Models for System Design Book

Writing Testbenches using SystemVerilog

Formal System Verification: State-of the-Art and Future Trends

Reconfigurable System Design and Verification

Formal Verification of Simulink/Stateflow Diagrams: A Deductive Approach

Computation Engineering: Applied Automata Theory and Logic

Formal Verification: An Essential Toolkit for Modern VLSI Design

Analog-Mixed Signal Verification

Formal Verification of Floating-Point Hardware Design: A Mathematical Approach

Functional Verification of Dynamically Reconfigurable FPGA-based Systems

Real-Time Systems: Scheduling, Analysis, and Verification

Formal Verification of Floating-Point Hardware Design: A Mathematical Approach

Formal Verification of Floating-Point Hardware Design: A Mathematical Approach

Applied Formal Verification: For Digital Circuit Design (ELECTRONICS)

Logic Synthesis and Verification Algorithms

Advanced Digital System Design: A Practical Guide to Verilog Based FPGA and ASIC Implementation

Advanced Digital System Design: A Practical Guide to Verilog Based FPGA and ASIC Implementation

ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies

ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies

Formal System Verification: State-of the-Art and Future Trends

Verification of Reactive Systems: Formal Methods and Algorithms (Texts in Theoretical Computer Science. An EATCS Series)

Logic Design and Verification Using SystemVerilog (Revised)

Verification of Sequential and Concurrent Programs (Texts in Computer Science)