Computer-Aided Verification: A Special Issue of Formal Methods In System Design on Computer-Aided Verification - Image 1

£108.62

Springer Computer-Aided Verification: A Special Issue of Formal Methods In System Design on Computer-Aided Verification

Name: Computer-Aided Verification: A Special Issue of Formal Methods In System Design on Computer-Aided Verification
Brand: Springer
Price: 108.62 GBP
Availability: InStock

Architecture & Microprocessors

This is the usual price. Wait for it to drop, or tell us your number.

£109 today · usual range £88–£110 · best ever £88

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 81 days · 81 data points (no recent data)

Historical

Generating forecast…

Price Distribution

Price distribution over 81 days • 3 price levels

Days at Price

Current Price

Price Analysis

Most common price: £88 (59 days, 72.8%)

Price range: £88 - £110

Price levels: 3 different prices over 81 days

Description

Computer-Aided Verification is a collection of papers that begins with a general survey of hardware verification methods. Ms. Gupta starts with the issue of verification itself and develops a taxonomy of verification methodologies, focusing especially upon recent advances. Although her emphasis is hardware verification, most of what she reports applies to software verification as well. Graphical presentation is coming to be a de facto requirement for a `friendly' user interface. The second paper presents a generic format for graphical presentations of coordinating systems represented by automata. The last two papers as a pair, present a variety of generic techniques for reducing the computational cost of computer-aided verification based upon explicit computational memory: the first of the two gives a time-space trade-off, while the second gives a technique which trades space for a (sometimes predictable) probability of error. Computer-Aided Verification is an edited volume of original research. This research work has also been published as a special issue of the journal Formal Methods in System Design, 1:2-3.

Product Specifications

Brand: Springer
Format: hardcover
ASIN: 079239285X
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 31 December 1992
Listed Since: 15 December 2006

Barcode

No barcode data available

Springer Computer-Aided Verification: A Special Issue of Formal Methods In System Design on Computer-Aided Verification

This is the usual price. Wait for it to drop, or tell us your number.

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Computer Aided Verification: 14th International Conference, CAV 2002 Copenhagen, Denmark, July 27-31, 2002 Proceedings: 2404 (Lecture Notes in Computer Science, 2404)

Computer Aided Verification: 21st International Conference, CAV 2009, Grenoble, France, June 26 - July 2, 2009, Proceedings: 5643 (Lecture Notes in Computer Science, 5643)

Scalable Hardware Verification with Symbolic Simulation

Verification of Digital and Hybrid Systems: 170 (NATO ASI Subseries F:, 170)

Concise Guide to Software Verification: From Model Checking to Annotation Checking (Texts in Computer Science)

Formalization of Complex Analysis and Matrix Theory

Advanced Formal Verification

Formal Hardware Verification: Methods and Systems in Comparison: 1287 (Lecture Notes in Computer Science, 1287)

Comprehensive Functional Verification: The Complete Industry Cycle (Systems on Silicon)

SVA: The Power of Assertions in SystemVerilog

SVA: The Power of Assertions in SystemVerilog

Computation Engineering: Applied Automata Theory and Logic

NASA Formal Methods: 11th International Symposium, NFM 2019, Houston, TX, USA, May 7–9, 2019, Proceedings: 11460 (Lecture Notes in Computer Science, 11460)

Applied Formal Verification: For Digital Circuit Design (ELECTRONICS)

Computer Aided Verification: 16th International Conference, CAV 2004, Boston, MA, USA, July 13-17, 2004, Proceedings: 3114 (Lecture Notes in Computer Science, 3114)

SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications

Verification Methodology Manual for SystemVerilog

Post-Silicon and Runtime Verification for Modern Processors

System Verification: Proving the Design Solution Satisfies the Requirements

Verified Software. Theories, Tools, and Experiments: 9th International Conference, VSTTE 2017, Heidelberg, Germany, July 22-23, 2017, Revised Selected ... (Lecture Notes in Computer Science, 10712)

Computation Engineering: Applied Automata Theory and Logic

Formal Verification of Simulink/Stateflow Diagrams: A Deductive Approach

System Verilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications

ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies