High Throughput Low Power Architecture for Network-on-chip: Network-on-Chip - Image 1

£55.00

LAP Lambert Academic Publishing High Throughput Low Power Architecture for Network-on-chip: Network-on-Chip

Name: High Throughput Low Power Architecture for Network-on-chip: Network-on-Chip
Brand: LAP Lambert Academic Publishing
Price: 55.0 GBP
Availability: InStock

Electronics Engineering

Price data last checked 18 day(s) ago - will refresh soon

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

It has never been this cheap. We have no record of a lower price.

£55 today · cheaper than every other day in the last 3 months

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 73 days · 73 data points (no recent data)

Historical

Generating forecast…

Price Distribution

Price distribution over 73 days • 1 price levels

Days at Price

Price Analysis

Most common price: £55 (73 days, 100.0%)

Price range: £55 - £55

Price levels: 1 different prices over 73 days

Product Specifications

Brand: LAP Lambert Academic Publishing
Format: paperback
ASIN: 3659232351
Category: Books > Subjects > Science, Nature & Maths > Engineering & Technology > Electronics & Communications Engineering > Electronics Engineering
Domain: Amazon UK
Release Date: 27 September 2012
Listed Since: 30 September 2012

Barcode

No barcode data available

LAP Lambert Academic Publishing High Throughput Low Power Architecture for Network-on-chip: Network-on-Chip

It has never been this cheap. We have no record of a lower price.

Price History & Forecast

Price Distribution

Price Analysis

Product Specifications

Barcode

Similar Products You Might Like

Design and Implementation of Coding Algorithms for Network on Chip

Cross Layer Architecture of Mobile Ad-Hoc Networks: Power Efficient Routing Protocol

High Performance Electronic Circuits for VLSI Application

System-Level Software and Architectural Support for NoC-based MPSoCs: A HW-SW Component View for Many-core Systems

Chips and Intelligence: Low Power VLSI Design with Artificial Intelligence (Smart Engineering Systems: Design and Applications)

Memory Customization in multiple processors Systems on chip

The World of Computer Networks: Theoretical & Practical

Tightly Connected Hierarchical Interconnection Networks: Topology, Algorithms and Recursivity in an Asymptotically Optimal Class of Parallel Architectures

Security in Mobile Ad hoc Networks: Detection and Isolation of Selfish Nodes

A Distributed Hierarchical Energy-Efficient Scheme: for Large Scale Mobile Ad Hoc Networks

TCP Performance Modeling in Wired and Wired/Wireless Networks: Single Source Models

Intelligence in Chip: Integrated Sensors and Memristive Computing

NoCAlert: Protecting the Network-on-Chip with an On-Line and Real-Time Checking Mechanism

Hierarchical Interconnection Networks: for Massively Parallel Computer Systems

Neighbor-Aware Control in Ad Hoc Networks: How we make conflict-free decisions in distributed environments

Scalable and low power N.O.C design for reconfigurable system

Introduction to Computer Network

Asynchronous On-Chip Networks and Fault-Tolerant Techniques

MODELLING AND DESIGN OF MODIFIED SDM BASED NETWORK ON CHIP

Introduction to Computer Networks: Computer Networking: A Top-Down Approach

Analog and Mixed Signal Based System on Chip: A Practical Perspective of Cypress PSoC5 Design, Calibration and Test of Industrial Devices

Microprocessors and Microcontrollers

Impact of Leakage Power Reduction Techniques on Parametric Yield: Low-Power Design of Digital Integrated Circuits under Process Parameter Variations

Embedded Multiprocessor System-on-Chip for Access Network Processing