High Throughput Low Power Architecture for Network-on-chip: Network-on-Chip - Image 1

£55.00

LAP Lambert Academic Publishing High Throughput Low Power Architecture for Network-on-chip: Network-on-Chip

Name: High Throughput Low Power Architecture for Network-on-chip: Network-on-Chip
Brand: LAP Lambert Academic Publishing
Price: 55.0 GBP
Availability: InStock

Electronics Engineering

Price data last checked 53 day(s) ago - refreshing...

View at Amazon

Price History & Forecast

Last 38 days • 38 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 38 days • 1 price levels

Days at Price

Price Analysis

Most common price: £55 (38 days, 100.0%)

Price range: £55 - £55

Price levels: 1 different prices over 38 days

Product Specifications

Brand: LAP Lambert Academic Publishing
Format: paperback
ASIN: 3659232351
Category: Books > Subjects > Science, Nature & Maths > Engineering & Technology > Electronics & Communications Engineering > Electronics Engineering
Domain: Amazon UK
Release Date: 27 September 2012
Listed Since: 30 September 2012

Barcode

No barcode data available

LAP Lambert Academic Publishing High Throughput Low Power Architecture for Network-on-chip: Network-on-Chip

Price History & Forecast

Price Distribution

Price Analysis

Product Specifications

Barcode

Similar Products You Might Like

Design and Implementation of Coding Algorithms for Network on Chip

Cross Layer Architecture of Mobile Ad-Hoc Networks: Power Efficient Routing Protocol

Energy and Throughput Optimization in NB-IoT Networks

High-performance Processing in Grid and Networked Environements: High-performance Processing in Grid and Networked Environements

MODELLING AND DESIGN OF MODIFIED SDM BASED NETWORK ON CHIP

High Performance Electronic Circuits for VLSI Application

Microarray: Lab on a Chip

Hierarchical Interconnection Networks: for Massively Parallel Computer Systems

Memory Customization in multiple processors Systems on chip

High Speed Signature Detection Architectures for Network Applications: FPGA based Reconfigurable Architectures

Microelectronics

Wireless Sensor Networks: Architecture, Protocols and its applications

IOT ARCHITECTURE AND PROTOCOLS: Internet of Things

Tightly Connected Hierarchical Interconnection Networks: Topology, Algorithms and Recursivity in an Asymptotically Optimal Class of Parallel Architectures

A Distributed Hierarchical Energy-Efficient Scheme: for Large Scale Mobile Ad Hoc Networks

Design of Softcore DSP Processors on FPGA Chips

On-Chip Antennas for Wireless Communications

Optimization Algorithms For Reconfigurable FPGA Based Architectures: FPGA, design flow, reconfigurable architectures, System on Programmable chip

Resource Provisioning and Management in Hybrid Sensor Networks

Introduction to Computer Network

Microprocessors and Microcontrollers

An Efficient Hardware Architecture for Multimedia Encryption

Photonic Networks: Bandwidth Allocation and Scheduling

Cross-layer Power and Rate Adaptation Techniques for Wireless Networks