Scalable and low power N.O.C design for reconfigurable system - Image 1

£66.00

LAP Lambert Academic Publishing Scalable and low power N.O.C design for reconfigurable system

Name: Scalable and low power N.O.C design for reconfigurable system
Brand: LAP Lambert Academic Publishing
Price: 66.0 GBP
Availability: InStock

Electronics Engineering

Price data last checked 49 day(s) ago - refreshing...

View at Amazon

Price History & Forecast

Last 42 days • 42 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 42 days • 1 price levels

Days at Price

Price Analysis

Most common price: £66 (42 days, 100.0%)

Price range: £66 - £66

Price levels: 1 different prices over 42 days

Product Specifications

Brand: LAP Lambert Academic Publishing
Format: paperback
ASIN: 6139999626
Category: Books > Subjects > Science, Nature & Maths > Engineering & Technology > Electronics & Communications Engineering > Electronics Engineering
Domain: Amazon UK
Release Date: 22 January 2019
Listed Since: 19 February 2019

Barcode

No barcode data available

LAP Lambert Academic Publishing Scalable and low power N.O.C design for reconfigurable system

Price History & Forecast

Price Distribution

Price Analysis

Product Specifications

Barcode

Similar Products You Might Like

Secure Computing on Reconfigurable Systems: Improving Performance and Reliability of Dynamic Reconfigurable Systems

Optimization Algorithms For Reconfigurable FPGA Based Architectures: FPGA, design flow, reconfigurable architectures, System on Programmable chip

MICROCONTROLLER BASED SYSTEM DESIGN

Enhanced Low power CMOS Current Mirror Design

Transistor-Level Defect-Tolerant Techniques for Reliable Design: at the Nanoscale

Neural Adaptive Controller for Power System Stability Improvement

Obespechenie nadezhnosti resheniy sistem uravneniy

Design and Implementation of Compact and Reconfigurable Planar Filters

Cognitive Radio Networks And System Optimization

Scalable Rule Induction Systems: Design and Analysis

Digital IC and System Design

Design and Implementation of Coding Algorithms for Network on Chip

Reconfigurable Compact Cross Patch Antenna for Switchable Polarization: Reconfigurable Patch antenna

Hardware Software Co-Design For Parallel Embedded Systems: Modeling and Optimization

Energy and Throughput Optimization in NB-IoT Networks

Design for Yield and Reliability for Nanometer CMOS Digital Circuits: Statistical design, Soft errors modeling, Adaptive body bias, Negative capacitance circuits

Robust Controller Design:: Systems with multiple uncertain time-delays

High Throughput Low Power Architecture for Network-on-chip: Network-on-Chip

Design of Softcore DSP Processors on FPGA Chips

Survivable Network Design Problems with High Connectivity Requirement: Optimization Models and Exact Algorithms

Compiler Design

Microelectronics

Ubiquitous Computing

Device Modeling in CMOS Integrated Circuits: Interconnects, Inductors and Transformers