Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip - Image 1

£71.73

Springer Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip

Name: Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip
Brand: Springer
Price: 71.73 GBP
Availability: InStock

Hardware & DIY

It has never been this cheap. We have no record of a lower price.

£72 today · cheaper than every other day in the last 3 months

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 76 days · 76 data points (no recent data)

Historical

Generating forecast…

Price Distribution

Price distribution over 76 days • 1 price levels

Days at Price

Price Analysis

Most common price: £72 (76 days, 100.0%)

Price range: £72 - £72

Price levels: 1 different prices over 76 days

Description

This book pioneers the field of gain-cell embedded DRAM (GC-eDRAM) design for low-power VLSI systems-on-chip (SoCs). Novel GC-eDRAMs are specifically designed and optimized for a range of low-power VLSI SoCs, ranging from ultra-low power to power-aware high-performance applications. After a detailed review of prior-art GC-eDRAMs, an analytical retention time distribution model is introduced and validated by silicon measurements, which is key for low-power GC-eDRAM design. The book then investigates supply voltage scaling and near-threshold voltage (NTV) operation of a conventional gain cell (GC), before presenting novel GC circuit and assist techniques for NTV operation, including a 3-transistor full transmission-gate write port, reverse body biasing (RBB), and a replica technique for optimum refresh timing. Next, conventional GC bitcells are evaluated under aggressive technology and voltage scaling (down to the subthreshold domain), before novel bitcells for aggressively scaled CMOS nodes and soft-error tolerance as presented, including a 4-transistor GC with partial internal feedback and a 4-transistor GC with built-in redundancy.

Product Specifications

Brand: Springer
Format: hardcover
ASIN: 3319604015
Category: Books > Subjects > Computing & Internet > Hardware & DIY
Domain: Amazon UK
Release Date: 14 July 2017
Listed Since: 04 May 2017

Barcode

No barcode data available

Springer Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip

It has never been this cheap. We have no record of a lower price.

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Dynamic RAM: Technology Advancements

Semiconductor Memory Devices and Circuits

DRAM Circuit Design: Fundamental and High-Speed Topics (IEEE Press Series on Microelectronic Systems)

High Performance Memories: New Architecture DRAMs and SRAMs - Evolution and Function (Progress in Rural Extension and Community Development)

Ultra-Low Voltage Nano-Scale Memories (Integrated Circuits and Systems)

Semiconductor Memory Devices and Circuits

In Search of the Next Memory: Inside the Circuitry from the Oldest to the Emerging Non-Volatile Memories

Robust SRAM Designs and Analysis

Nanoscale Semiconductor Memories: Technology and Applications (Devices, Circuits, and Systems)

Nanoscale Memory Repair (Integrated Circuits and Systems)

3D Flash Memories

3D Flash Memories

Semiconductor Nanocrystals and Metal Nanoparticles: Physical Properties and Device Applications (Advances in Materials Science and Engineering)

Green Computing with Emerging Memory: Low-Power Computation for Social Innovation

Vertical 3D Memory Technologies

Embedded Memories for Nano-Scale VLSIs (Integrated Circuits and Systems)

Fast, Efficient and Predictable Memory Accesses: Optimization Algorithms for Memory Architecture Aware Compilation

Silicon Based Unified Memory Devices and Technology

Innovations in the Memory System (Synthesis Lectures on Computer Architecture)

Memory, Microprocessor, and ASIC: 7 (Principles and Applications in Engineering)

Low-Power Digital VLSI Design: Circuits and Systems

Multi-run Memory Tests for Pattern Sensitive Faults

Advanced Test Methods for SRAMs: Effective Solutions for Dynamic Fault Detection in Nanoscaled Technologies

CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test: 40 (Frontiers in Electronic Testing, 40)