£76.42

This is the most expensive it has ever been. Walk away.

£76 today · previous high £76 · all-time low £76

Springer Functional Verification of Dynamically Reconfigurable FPGA-based Systems

Amazon

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 60 days · 60 data points (no recent data)

Historical
Generating forecast…
£76.42 £76.41 £76.41 £76.41 £76.42 £76.42 £76.42 26 July 2026 09 August 2026 24 August 2026 08 September 2026 23 September 2026
View at Amazon ↗

Price data last checked 31 day(s) ago - refreshing...

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↑ Price chart
when this has been cheap or pricey
↑ Forecast
where the price is heading next
↓ Statistics
all-time high & low, recent range
↑ Price alert
name your number, we'll email you

Price Distribution

Price distribution over 60 days • 1 price levels

Days at Price
60 days 0 15 30 45 60 £76 Days at Price

Price Analysis

Most common price: £76 (60 days, 100.0%)

Price range: £76 - £76

Price levels: 1 different prices over 60 days

Description

This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain verification productivity by abstracting away the physical details of the FPGA fabric. Two implementations of the simulation-only layer are included: Extended Re Channel is a System C library that can be used to check DRS designs at a high level; ReSim is a library to support RTL simulation of a DRS reconfiguring both its logic and state. Through a number of case studies, the authors demonstrate how their approach integrates seamlessly with existing, mainstream DRS design flows and with well-established verification methodologies such as top-down modeling and coverage-driven verification.

Product Specifications

Format
paperback
Domain
Amazon UK
Release Date
23 August 2016
Listed Since
28 July 2016

Barcode

No barcode data available

Similar Products You Might Like

Reconfigurable System Design and Verification
98% match

Reconfigurable System Design and Verification

CRC Press

£145.99 11 Sep 2026
Digital Design and Modeling with VHDL and Synthesis: 20 (Systems)
97% match

Digital Design and Modeling with VHDL and Synthesis: 20 (Systems)

Wiley

£97.59 17 Sep 2026
Partial Reconfiguration on FPGAs: Architectures, Tools, Applications
97% match

Partial Reconfiguration on FPGAs: Architectures, Tools, Applications

Springer

£107.47 08 Oct 2026
Morgan Kaufmann Digital Design and Computer Architecture Book
97% match

Morgan Kaufmann Digital Design and Computer Architecture Book

Morgan Kaufmann

£55.77 26 Sep 2026
Wiley RTL Hardware Design Using VHDL - IEEE Press Book
97% match

Wiley RTL Hardware Design Using VHDL - IEEE Press Book

Wiley

£92.90 23 Aug 2026
Logic Design and Verification Using SystemVerilog (Revised)
97% match

Logic Design and Verification Using SystemVerilog (Revised)

CREATESPACE

£49.28 19 Aug 2026
Design of Reconfigurable Logic Controllers: 45 (Studies in Systems, Decision and Control)
97% match

Design of Reconfigurable Logic Controllers: 45 (Studies in Systems, Decision and Control)

Springer

£89.99 17 Sep 2026
Technology Mapping for LUT-Based FPGA: 713 (Lecture Notes in Electrical Engineering, 713)
97% match

Technology Mapping for LUT-Based FPGA: 713 (Lecture Notes in Electrical Engineering, 713)

Springer

£76.42 30 Sep 2026
On-Chip Interconnect with aelite: Composable and Predictable Systems (Embedded Systems)
96% match

On-Chip Interconnect with aelite: Composable and Predictable Systems (Embedded Systems)

Springer

£80.65 15 Oct 2026
McGraw-Hill Digital System Design with FPGA - Verilog and VHDL
96% match

McGraw-Hill Digital System Design with FPGA - Verilog and VHDL

McGraw-Hill Education

£74.99 19 Aug 2026
Digital VLSI Design and Simulation with Verilog
96% match

Digital VLSI Design and Simulation with Verilog

Wiley

£92.63 24 Sep 2026
Digital Design Essentials and Xilinx 4.2i Package: United States Edition
96% match

Digital Design Essentials and Xilinx 4.2i Package: United States Edition

PEARSON EDUCATION

Price unavailable
Mastering Verilog for FPGA Design: From Fundamentals to Advanced Digital Systems (Maker Innovations Series)
96% match

Mastering Verilog for FPGA Design: From Fundamentals to Advanced Digital Systems (Maker Innovations Series)

Apress

£43.48 11 Sep 2026
Springer Verilog Quickstart - Simulation and Synthesis Guide
96% match

Springer Verilog Quickstart - Simulation and Synthesis Guide

Springer

£117.14 13 Oct 2026
Foundations of Embedded Systems: 195 (Studies in Systems, Decision and Control, 195)
96% match

Foundations of Embedded Systems: 195 (Studies in Systems, Decision and Control, 195)

Springer

£87.87 05 Oct 2026
Springer SystemVerilog for Verification - 3rd Edition Guide
96% match

Springer SystemVerilog for Verification - 3rd Edition Guide

Springer

£75.28 21 Aug 2026
Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware (Chapman & Hall/CRC Computer and Information Science Series)
96% match

Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware (Chapman & Hall/CRC Computer and Information Science Series)

CRC Press

£75.93 30 Sep 2026
Logic Synthesis Using Synopsys - Second Edition
96% match

Logic Synthesis Using Synopsys - Second Edition

Springer

£94.51 09 Oct 2026
RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design
96% match

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design

CREATESPACE

£89.36 24 Aug 2026
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog
96% match

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

Springer

£75.16 24 Sep 2026
Elsevier Digital Design and Computer Architecture RISC-V Edition
96% match

Elsevier Digital Design and Computer Architecture RISC-V Edition

Elsevier

£69.99 25 Aug 2026
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
96% match

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

Springer

£45.86 28 Aug 2026
Springer Advanced Digital System Design - Verilog HDL Guide
96% match

Springer Advanced Digital System Design - Verilog HDL Guide

Springer

£61.60 19 Aug 2026
Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware (Chapman & Hall/CRC Computer and Information Science Series)
96% match

Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware (Chapman & Hall/CRC Computer and Information Science Series)

CRC Press

£130.35 19 Aug 2026