£76.41

Springer Functional Verification of Dynamically Reconfigurable FPGA-based Systems

Price data last checked 18 day(s) ago - will refresh soon

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

This is the most expensive it has ever been. Walk away.

£76 today · previous high £76 · all-time low £76

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey
↓ Forecast
where the price is heading next
↓ Statistics
all-time high & low, recent range
↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 73 days · 73 data points (no recent data)

Historical
Generating forecast…
£76.41 £75.78 £75.92 £76.06 £76.19 £76.33 £76.47 27 April 2026 15 May 2026 02 June 2026 20 June 2026 08 July 2026

Price Distribution

Price distribution over 73 days • 1 price levels

Days at Price
73 days 0 18 37 55 73 £76 Days at Price

Price Analysis

Most common price: £76 (73 days, 100.0%)

Price range: £76 - £76

Price levels: 1 different prices over 73 days

Description

This book analyzes the challenges in verifying Dynamically Reconfigurable Systems (DRS) with respect to the user design and the physical implementation of such systems. The authors describe the use of a simulation-only layer to emulate the behavior of target FPGAs and accurately model the characteristic features of reconfiguration. Readers are enabled with this simulation-only layer to maintain verification productivity by abstracting away the physical details of the FPGA fabric. Two implementations of the simulation-only layer are included: Extended Re Channel is a System C library that can be used to check DRS designs at a high level; ReSim is a library to support RTL simulation of a DRS reconfiguring both its logic and state. Through a number of case studies, the authors demonstrate how their approach integrates seamlessly with existing, mainstream DRS design flows and with well-established verification methodologies such as top-down modeling and coverage-driven verification.

Product Specifications

Format
paperback
Domain
Amazon UK
Release Date
23 August 2016
Listed Since
28 July 2016

Barcode

No barcode data available

Similar Products You Might Like

Reconfigurable System Design and Verification
98% match

Reconfigurable System Design and Verification

CRC Press

£40.84 02 Jul 2026
Digital Design and Modeling with VHDL and Synthesis: 20 (Systems)
97% match

Digital Design and Modeling with VHDL and Synthesis: 20 (Systems)

Wiley

£98.59 04 Jul 2026
Springer Partial Reconfiguration on FPGAs - Lecture Notes 153
97% match

Springer Partial Reconfiguration on FPGAs - Lecture Notes 153

Springer

£107.47 22 Jul 2026
Digital Design and Computer Architecture
97% match

Digital Design and Computer Architecture

Morgan Kaufmann

£63.08 11 Jul 2026
RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability (IEEE Press)
97% match

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability (IEEE Press)

Wiley

£104.76 19 Jun 2026
Logic Design and Verification Using SystemVerilog (Revised)
97% match

Logic Design and Verification Using SystemVerilog (Revised)

CREATESPACE

£52.44 16 Jun 2026
Design of Reconfigurable Logic Controllers: 45 (Studies in Systems, Decision and Control)
97% match

Design of Reconfigurable Logic Controllers: 45 (Studies in Systems, Decision and Control)

Springer

£77.31 04 Jul 2026
Technology Mapping for LUT-Based FPGA: 713 (Lecture Notes in Electrical Engineering, 713)
97% match

Technology Mapping for LUT-Based FPGA: 713 (Lecture Notes in Electrical Engineering, 713)

Springer

£75.70 13 Jul 2026
On-Chip Interconnect with aelite: Composable and Predictable Systems (Embedded Systems)
96% match

On-Chip Interconnect with aelite: Composable and Predictable Systems (Embedded Systems)

Springer

£80.64 08 May 2026
Digital System Design with FPGA: Implementation Using Verilog and VHDL (ELECTRONICS)
96% match

Digital System Design with FPGA: Implementation Using Verilog and VHDL (ELECTRONICS)

McGraw-Hill Education

£74.99 16 Jun 2026
Digital VLSI Design and Simulation with Verilog
96% match

Digital VLSI Design and Simulation with Verilog

Wiley

£88.58 09 Jul 2026
Digital Design Essentials and Xilinx 4.2i Package: United States Edition
96% match

Digital Design Essentials and Xilinx 4.2i Package: United States Edition

Prentice Hall

Price unavailable
Mastering Verilog for FPGA Design: From Fundamentals to Advanced Digital Systems (Maker Innovations Series)
96% match

Mastering Verilog for FPGA Design: From Fundamentals to Advanced Digital Systems (Maker Innovations Series)

Apress

£43.57 02 Jul 2026
Springer Verilog Quickstart - Simulation and Synthesis Guide
96% match

Springer Verilog Quickstart - Simulation and Synthesis Guide

Springer

£117.43 25 Jul 2026
Foundations of Embedded Systems: 195 (Studies in Systems, Decision and Control, 195)
96% match

Foundations of Embedded Systems: 195 (Studies in Systems, Decision and Control, 195)

Springer

£88.72 17 Jul 2026
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
96% match

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

Springer

£64.59 17 Jun 2026
Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware (Chapman & Hall/CRC Computer and Information Science Series)
96% match

Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware (Chapman & Hall/CRC Computer and Information Science Series)

CRC Press

£72.52 13 Jul 2026
Springer - Logic Synthesis Using Synopsys, Second Edition
96% match

Springer - Logic Synthesis Using Synopsys, Second Edition

Springer

£121.53 23 Jul 2026
RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design
96% match

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design

CREATESPACE

£89.99 19 Jun 2026
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog
96% match

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

Springer

£74.65 09 Jul 2026
Digital Design and Computer Architecture, RISC-V Edition: RISC-V Edition
96% match

Digital Design and Computer Architecture, RISC-V Edition: RISC-V Edition

Morgan Kaufmann

£70.98 20 Jun 2026
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
96% match

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

Springer

£48.25 23 Jun 2026
Advanced Digital System Design: A Practical Guide to Verilog Based FPGA and ASIC Implementation
96% match

Advanced Digital System Design: A Practical Guide to Verilog Based FPGA and ASIC Implementation

Springer

£62.36 16 Jun 2026
Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware (Chapman & Hall/CRC Computer and Information Science Series)
96% match

Energy Efficient Hardware-Software Co-Synthesis Using Reconfigurable Hardware (Chapman & Hall/CRC Computer and Information Science Series)

CRC Press

£123.76 16 Jun 2026