Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC) - Image 1

£92.09

Springer Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)

Name: Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)
Brand: Springer
Price: 109.99 GBP
Availability: InStock

Architecture & Microprocessors

Price History & Forecast

Last 73 days • 73 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 73 days • 4 price levels

Days at Price

Current Price

Price Analysis

Most common price: £101 (29 days, 39.7%)

Price range: £92 - £110

Price levels: 4 different prices over 73 days

Description

This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing. Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.

Product Specifications

Brand: Springer
Format: hardcover
ASIN: 1461432685
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 07 May 2013
Listed Since: 30 December 2011

Barcode

No barcode data available

Springer Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)

Advanced ASIC Chip Synthesis: Using Synopsys Design Compiler and PrimeTime

Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®

Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®

Springer - Static Timing Analysis for Nanometer Designs

Static Timing Analysis for Nanometer Designs: A Practical Approach

Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

Springer - Taking AIMS at Digital Design Textbook

Learning from VLSI Design Experience

The Designer’s Guide to Spice and Spectre® (The Designer's Guide Book Series)

A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide

Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation: 136 (NATO Science Series E:, 136)

Springer High Speed CMOS Design Styles - Engineering Textbook

High Speed CMOS Design Styles

A Designer's Guide to VHDL Synthesis

Springer IC Interconnect Analysis - Computer Science Book

Springer - A Platform-Centric Approach to SoC Design Book

The Simple Art of SoC Design: Closing the Gap between RTL and ESL

Physical Design Essentials: An ASIC Design Implementation Perspective

The Art of Timing Closure: Advanced ASIC Design Implementation

The Art of Hardware Architecture: Design Methods and Techniques for Digital Circuits

Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs

Springer Statistical Analysis and Optimization for VLSI Book

Variation-Aware Design of Custom Integrated Circuits: A Hands-on Field Guide