Wave Pipelining: Theory and CMOS Implementation: 248 (The Springer International Series in Engineering and Computer Science, 248) - Image 1

£113.25

Springer Wave Pipelining: Theory and CMOS Implementation: 248 (The Springer International Series in Engineering and Computer Science, 248)

Name: Wave Pipelining: Theory and CMOS Implementation: 248 (The Springer International Series in Engineering and Computer Science, 248)
Brand: Springer
Price: 107.3 GBP
Availability: InStock

Architecture & Microprocessors

Price History & Forecast

Last 45 days • 45 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 45 days • 4 price levels

Days at Price

Current Price

Price Analysis

Most common price: £109 (21 days, 46.7%)

Price range: £107 - £113

Price levels: 4 different prices over 45 days

Description

The quest for higher performance digital systems for applications such as gen eral purpose computing, signal/image processing, and telecommunications and an increasing cost consciousness have led to a major thrust for high speed VLSI systems implemented in inexpensive and widely available technologies such as CMOS. This monograph, based on the first author's doctoral dissertation, con centrates on the technique of wave pipelining as one method toward achieving this goal. The primary focus of this monograph is to provide a coherent pre sentation of the theory of wave pipelined operation of digital circuits and to discuss practical design techniques for the realization of wave pipelined circuits in the CMOS technology. Wave pipelining can be applied to a variety of cir cuits for increased performance. For example, many architectures that support systolic computation lend themselves to wave pipelined realization. Also, the wave pipeline design methodology emphasizes the role of controlled clock skew in extracting enhanced performance from circuits that are not deeply pipelined. Wave pipelining (also known as maximal rate pipelining) is a timing method ology used in digital systems to increase the number of effective pipeline stages without increasing the number of physical registers in the pipeline. Using this technique, new data is applied to the inputs of a combinational logic block be fore the outputs due to previous inputs are available thus effectively pipelining the combinational logic and maximizing the utilization of the logic.

Product Specifications

Brand: Springer
Format: paperback
ASIN: 1461364078
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Publication Date: 27 September 2012
Listed Since: 14 July 2013

Barcode

No barcode data available

Springer Wave Pipelining: Theory and CMOS Implementation: 248 (The Springer International Series in Engineering and Computer Science, 248)

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Wiley VLSI Digital Signal Processing Systems - Design Guide

Design of Energy-Efficient Application-Specific Instruction Set Processors

Design of High-Performance Microprocessor Circuits

Computer-Aided Design Techniques for Low Power Sequential Logic Circuits: 387 (The Springer International Series in Engineering and Computer Science, 387)

RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability (IEEE Press)

Advanced Digital System Design: A Practical Guide to Verilog Based FPGA and ASIC Implementation

Advanced Digital System Design: A Practical Guide to Verilog Based FPGA and ASIC Implementation

Digital VLSI Design and Simulation with Verilog

Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®

Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs

Digital Logic Design Using Verilog: Coding and RTL Synthesis

Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®

Principles of Verilog Digital Design

Advanced ASIC Chip Synthesis: Using Synopsys Design Compiler and PrimeTime

Digital Design Essentials and Xilinx 4.2i Package: United States Edition

Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs

PLD Based Design with VHDL: RTL Design, Synthesis and Implementation

Synchronization and Arbitration in Digital Systems

High Level Synthesis of ASICs under Timing and Synchronization Constraints: 177 (The Springer International Series in Engineering and Computer Science, 177)

Dedicated Digital Processors: Methods in Hardware/Software Co-Design

VLSI: Integrated Systems on Silicon: IFIP TC10 WG10.5 International Conference on Very Large Scale Integration 26–30 August 1997, Gramado, RS, Brazil ... in Information and Communication Technology)

FPGA 12 Proceedings of the 2012 ACM/SIGDA International Symposium on Field Programmable Gate Arrays

FPGA-based Implementation of Signal Processing Systems

Basic VLSI Design Technology: Technical Questions and Solutions (River Publishers Series in Circuits and Systems)