£71.99

Springer Advanced ASIC Chip Synthesis: Using Synopsys Design Compiler and PrimeTime

Price data last checked 59 day(s) ago - refreshing...

View at Amazon

Price History & Forecast

Last 32 days • 32 data points (No recent data available)

Historical
Generating forecast...
£71.99 £68.39 £69.83 £71.27 £72.71 £74.15 £75.59 25 January 2026 01 February 2026 09 February 2026 17 February 2026 25 February 2026

Price Distribution

Price distribution over 32 days • 1 price levels

Days at Price
32 days 0 8 16 24 32 £72 Days at Price

Price Analysis

Most common price: £72 (32 days, 100.0%)

Price range: £72 - £72

Price levels: 1 different prices over 32 days

Description

This text describes the advanced concepts and techniques used for ASIC chip synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail. The emphasis of this book is on real-time application of Synopsys tools used to combat various problems seen at VDSM geometries. Readers are exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-arounds described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. The book is intended for anyone who is involved in the ASIC design methodology, starting from RTL synthesis to final tape-out. Target audiences for this book are practicing ASIC design engineers and graduate students undertaking advanced courses in ASIC chip design and DFT techniques.

Product Specifications

Format
hardcover
Domain
Amazon UK
Release Date
31 May 1999
Listed Since
15 December 2006

Barcode

No barcode data available

Similar Products You Might Like

Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®
99% match

Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®

Springer

£158.25 06 Feb 2026
Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®
98% match

Advanced ASIC Chip Synthesis: Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime®

Springer

£199.99 05 Feb 2026
Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog
95% match

Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

Springer

£112.84 29 Jan 2026
Advanced Digital System Design: A Practical Guide to Verilog Based FPGA and ASIC Implementation
95% match

Advanced Digital System Design: A Practical Guide to Verilog Based FPGA and ASIC Implementation

£61.49 13 Jan 2026
Advanced Digital System Design: A Practical Guide to Verilog Based FPGA and ASIC Implementation
95% match

Advanced Digital System Design: A Practical Guide to Verilog Based FPGA and ASIC Implementation

£58.00 13 Jan 2026
A Designer's Guide to VHDL Synthesis
95% match

A Designer's Guide to VHDL Synthesis

Springer

£104.96 08 Mar 2026
The Art of Timing Closure: Advanced ASIC Design Implementation
94% match

The Art of Timing Closure: Advanced ASIC Design Implementation

Springer

£57.91 02 Mar 2026
Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation: 136 (NATO Science Series E:, 136)
94% match

Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation: 136 (NATO Science Series E:, 136)

Springer

£160.63 10 Mar 2026
Synthesis of Power Distribution to Manage Signal Integrity in Mixed-Signal ICs
94% match

Synthesis of Power Distribution to Manage Signal Integrity in Mixed-Signal ICs

Springer

£75.66 08 Mar 2026
VLSI Physical Design: From Graph Partitioning to Timing Closure
94% match

VLSI Physical Design: From Graph Partitioning to Timing Closure

Springer

£61.35 27 Feb 2026
Digital VLSI Systems Design: A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog
94% match

Digital VLSI Systems Design: A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog

Springer

£163.34 13 Jan 2026
Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute
93% match

Digital VLSI Design with Verilog: A Textbook from Silicon Valley Polytechnic Institute

Springer

£86.34 08 Apr 2026
VLSI Physical Design: From Graph Partitioning to Timing Closure
93% match

VLSI Physical Design: From Graph Partitioning to Timing Closure

Springer

£48.97 29 Jan 2026
Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems
93% match

Synthesis of Arithmetic Circuits: FPGA, ASIC and Embedded Systems

Wiley

£118.92 13 Jan 2026
High-Level VLSI Synthesis: 136 (The Springer International Series in Engineering and Computer Science, 136)
93% match

High-Level VLSI Synthesis: 136 (The Springer International Series in Engineering and Computer Science, 136)

Springer

£162.01 13 Jan 2026
High-Level VLSI Synthesis: 136 (The Springer International Series in Engineering and Computer Science, 136)
93% match

High-Level VLSI Synthesis: 136 (The Springer International Series in Engineering and Computer Science, 136)

Springer

£145.04 13 Jan 2026
Springer Quick-Turnaround ASIC Design in VHDL - Engineering Book
93% match

Springer Quick-Turnaround ASIC Design in VHDL - Engineering Book

Springer

£108.91 02 Mar 2026
Physical Design Essentials: An ASIC Design Implementation Perspective
93% match

Physical Design Essentials: An ASIC Design Implementation Perspective

Springer

£104.16 03 Mar 2026
Understanding Behavioral Synthesis: A Practical Guide to High-Level Design
93% match

Understanding Behavioral Synthesis: A Practical Guide to High-Level Design

Springer

£90.59 02 Mar 2026
ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies
93% match

ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies

Springer

£90.32 08 Mar 2026
ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies
93% match

ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies

Springer

£115.91 25 Jan 2026
Springer - Static Timing Analysis for Nanometer Designs
93% match

Springer - Static Timing Analysis for Nanometer Designs

Springer

£128.78 21 Apr 2026
Static Timing Analysis for Nanometer Designs: A Practical Approach
93% match

Static Timing Analysis for Nanometer Designs: A Practical Approach

Springer

£179.84 31 Jan 2026
A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide
93% match

A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide

Springer

£59.01 08 Mar 2026