£49.99

Cambridge University Press Practical Design Verification

Name: Practical Design Verification
Brand: Cambridge University Press
Price: 42.0 GBP
Availability: InStock

Architecture & Microprocessors

Price History & Forecast

Last 79 days • 79 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 79 days • 3 price levels

Days at Price

Current Price

Price Analysis

Most common price: £48 (50 days, 63.3%)

Price range: £42 - £50

Price levels: 3 different prices over 79 days

Description

Improve design efficiency and reduce costs with this practical guide to formal and simulation-based functional verification. Giving you a theoretical and practical understanding of the key issues involved, expert authors including Wayne Wolf and Dan Gajski explain both formal techniques (model checking, equivalence checking) and simulation-based techniques (coverage metrics, test generation). You get insights into practical issues including hardware verification languages (HVLs) and system-level debugging. The foundations of formal and simulation-based techniques are covered too, as are more recent research advances including transaction-level modeling and assertion-based verification, plus the theoretical underpinnings of verification, including the use of decision diagrams and Boolean satisfiability (SAT).

Key Features

New

Mint Condition

Dispatch same day for order received before 12 noon

Guaranteed packaging

No quibbles returns

Product Specifications

Brand: Cambridge University Press
Format: hardcover
ASIN: 0521859727
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 11 June 2009
Listed Since: 19 October 2006

Barcode

No barcode data available

Cambridge University Press Practical Design Verification

Price History & Forecast

Price Distribution

Price Analysis

Description

Key Features

Product Specifications

Barcode

Similar Products You Might Like

Applied Formal Verification: For Digital Circuit Design (ELECTRONICS)

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications

Formal Verification: An Essential Toolkit for Modern VLSI Design

SystemVerilog for Verification: A Guide to Learning the Testbench Language Features

System Verification: Proving the Design Solution Satisfies the Requirements

Formal Hardware Verification: Methods and Systems in Comparison: 1287 (Lecture Notes in Computer Science, 1287)

Software Verification and Validation for Practitioners and Managers

Practical UVM: Step by Step with IEEE 1800.2

Computer Aided Verification

Principles of Functional Verification

Comprehensive Functional Verification: The Complete Industry Cycle (Systems on Silicon)

Verification, Validation and Testing in Software Engineering

Advanced Formal Verification

Concise Guide to Software Verification: From Model Checking to Annotation Checking (Texts in Computer Science)

Formal System Verification: State-of the-Art and Future Trends

Correct Hardware Design and Verification Methods: IFIP WG10.5 Advanced Research Working Conference, CHARME '95, Frankfurt, Germany, October 1995. ... 987 (Lecture Notes in Computer Science, 987)

Scalable Hardware Verification with Symbolic Simulation

Standardized Functional Verification

Guide to Software Verification and Validation: A (Computer Science Library)

Advanced UVM

Wiley Independent Verification and Validation Software Book

Verification Methodology Manual for SystemVerilog

ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies