We can't find the internet
Attempting to reconnect
Something went wrong
Hang in there while we get back on track
£75.30
Elsevier Computer Architecture: A Quantitative Approach 6th Ed
Price data last checked 24 day(s) ago - will refresh soon
We'll watch every seller, every day. One email when your price arrives.
It has never been this cheap. We have no record of a lower price.
£75 today · cheaper than every other day in the last 3 months
NEW HERE?
Amazon shows you one price. We show you all of them.
Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.
WHAT'S ON THIS PAGE
when this has been cheap or pricey
where the price is heading next
all-time high & low, recent range
name your number, we'll email you
Price History & Forecast
Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.
Last 67 days · 67 data points (no recent data)
Price Distribution
Price distribution over 67 days • 3 price levels
Price Analysis
Most common price: £76 (37 days, 55.2%)
Price range: £75 - £83
Price levels: 3 different prices over 67 days
Description
Key Features
This sixth edition from Elsevier is fully revised to include the latest developments in processor and system architecture.
The textbook features practical examples from the RISC-V (RISC Five) instruction set architecture for modern learning.
Authored by Hennessy and Patterson, winners of the 2017 ACM A.M. Turing Award for their technical contributions.
This edition serves as an essential reading resource for computer design students, instructors, and practitioners.
Part of the Morgan Kaufmann Series in Computer Architecture and Design for deep technical study.
Product Specifications
- Brand
- Elsevier
- Format
- paperback
- ASIN
- 0128119055
- Category
- Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
- Domain
- Amazon UK
- Release Date
- 19 December 2017
- Listed Since
- 26 April 2017
Barcode
No barcode data available
Similar Products You Might Like
Computer Organization and Architecture:Designing for Performance with Operating Systems:Internals and Design Principles
PEARSON EDUCATION
Price unavailable
Towards Ubiquitous Low-power Image Processing Platforms
Springer
Computer Architecture: From the Stone Age to the Quantum Age
No Starch Press
Network-on-Chip Architectures: A Holistic Design Exploration: 45 (Lecture Notes in Electrical Engineering, 45)
Springer
Computer Architecture and Organization: Fundamentals and Architecture Security
Springer
Advances in Computers: Volume 116
Elsevier
Advanced Multicore Systems-On-Chip: Architecture, On-Chip Network, Design
Springer
Foundations of Computer Technology
CRC Press
Multi-Processor System-on-Chip 2: Applications
Wiley
Energy Efficient High Performance Processors: Recent Approaches for Designing Green High Performance Computing (Computer Architecture and Design Methodologies)
Springer
Computer Systems Architecture (Chapman & Hall/CRC Textbooks in Computing)
CRC Press
Principles of High-Performance Processor Design: For High Performance Computing, Deep Neural Networks and Data Science
Springer
Computer Systems Architecture (Chapman & Hall/CRC Textbooks in Computing)
CRC Press
Multi-Microprocessor Systems for Real-Time Applications - Volume 2
Springer
Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms
Springer
Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC (System-on-Chip Design and Technologies)
CRC Press
Heterogeneous Multicore Processor Technologies for Embedded Systems
Springer
Advanced Techniques for Power, Energy, and Thermal Management for Clustered Manycores
Springer
Data Prefetching Techniques in Computer Systems: Volume 125 (Advances in Computers, Volume 125)
Elsevier
Behavioral Synthesis for Hardware Security
Springer
Multi-Core Embedded Systems: 1 (Embedded Multi-Core Systems)
CRC Press
Guide to Computer Processor Architecture: A RISC-V Approach, with High-Level Synthesis (Undergraduate Topics in Computer Science)
Springer