Efficient and Scalable Cache Coherence for Chip Multiprocessors: Novel proposals for managing cache coherence in future many-core chip multiprocessors - Image 1

£59.00

LAP Lambert Academic Publishing Efficient and Scalable Cache Coherence for Chip Multiprocessors: Novel proposals for managing cache coherence in future many-core chip multiprocessors

Name: Efficient and Scalable Cache Coherence for Chip Multiprocessors: Novel proposals for managing cache coherence in future many-core chip multiprocessors
Brand: LAP Lambert Academic Publishing
Price: 59.0 GBP
Availability: InStock

Hardware & DIY

Price data last checked 54 day(s) ago - refreshing...

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

It has never been this cheap. We have no record of a lower price.

£59 today · cheaper than every other day in the last 3 months

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 37 days · 37 data points (no recent data)

Historical

Generating forecast…

Price Distribution

Price distribution over 37 days • 1 price levels

Days at Price

Price Analysis

Most common price: £59 (37 days, 100.0%)

Price range: £59 - £59

Price levels: 1 different prices over 37 days

Product Specifications

Brand: LAP Lambert Academic Publishing
Format: paperback
ASIN: 383834152X
Category: Books > Subjects > Computing & Internet > Hardware & DIY
Domain: Amazon UK
Release Date: 02 February 2010
Listed Since: 09 February 2010

Barcode

No barcode data available

LAP Lambert Academic Publishing Efficient and Scalable Cache Coherence for Chip Multiprocessors: Novel proposals for managing cache coherence in future many-core chip multiprocessors

It has never been this cheap. We have no record of a lower price.

Price History & Forecast

Price Distribution

Price Analysis

Product Specifications

Barcode

Similar Products You Might Like

Efficient and Scalable Manycores: Optimized Synchronization and Cache Coherency

Interfacing Techniques for SoCs with Multiple Clock Domains (MCD): To Address the Challenges in Modern Deep Sub-Micron Technologies

Managing Active Object Scalability on Distributed Memory: With a Case Study in Parallel VRML

Task Scheduling in Distributed Computing Environments: Efficient Task Scheduling Algorithms for Distributed Computing Environments

Evolutionary Computing Performance via MapReduce Parallel Processing

MIPS Pipeline Cryptoprocessor: Design, Implementation and Synthesis

Microprocessors and Microcontroller: A gateway to MPMC Coding

Dynamic Real Time Optimization for Large Scale Processes

Smart CMOS Imaging Architectures: System and Device level implementations of Smart CMOS imaging

Heat Transfer Augmentation in a Semiconductor Device

RATIONAL DESIGN OF CELLULAR SILICA COMPOSITES: Processing Characteristics, Structural Evolution and Properties

Multiscale Formulation for Heterogeneous Materials: Multiscale Modeling of Materials with Fixed and Evolving Microstructures

CSI-RS Enhancements in Massive MIMO: Analyzing the Challenges and Complexities

Optimizing the performance of synchronization process: in ultra-wideband communication systems

Thermal Management in Electronic Component using Jet Impingement: Thermal optimization

Core-shell nanostructures for photonics applications: Optical core-shell nanostructures

A Unified Firmware Framework for Cryptographic Acceleration

Computational Intelligence for Confidintial Authentication Systems

Основы микропроцессорной техники: Uchebnoe posobie

Polyimide-Silica Hybrids: Compatibility Enhancement Using Imide-Modified Silica Network Structures

Test Case Prioritization in Highly-Configurable Software Systems

Scattering Effects in SiNW Transistors: A Future Device Modelling

VLSI Technology & Testability: Design & Testability

Resource Allocation in Wireless Networks: Cellular and Sensor Networks