Design Automation for Timing-Driven Layout Synthesis: 198 (The Springer International Series in Engineering and Computer Science, 198) - Image 1

£107.57

Springer Design Automation for Timing-Driven Layout Synthesis: 198 (The Springer International Series in Engineering and Computer Science, 198)

Name: Design Automation for Timing-Driven Layout Synthesis: 198 (The Springer International Series in Engineering and Computer Science, 198)
Brand: Springer
Price: 106.03 GBP
Availability: InStock

Architecture & Microprocessors

About as cheap as it gets. The only time it was cheaper was 3 months ago.

£108 today · all-time low £106 (Feb 2026) · usually £110

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 90 days • 90 data points

Historical

Generating forecast...

Price Distribution

Price distribution over 90 days • 4 price levels

Days at Price

Current Price

Price Analysis

Most common price: £109 (59 days, 65.6%)

Price range: £106 - £111

Price levels: 4 different prices over 90 days

Description

Moore's law [Noy77], which predicted that the number of devices in tegrated on a chip would be doubled every two years, was accurate for a number of years. Only recently has the level of integration be gun to slow down somewhat due to the physical limits of integration technology. Advances in silicon technology have allowed Ie design ers to integrate more than a few million transistors on a chip; even a whole system of moderate complexity can now be implemented on a single chip. To keep pace with the increasing complexity in very large scale integrated (VLSI) circuits, the productivity of chip designers would have to increase at the same rate as the level of integration. Without such an increase in productivity, the design of complex systems might not be achievable within a reasonable time-frame. The rapidly increasing complexity of VLSI circuits has made de- 1 2 INTRODUCTION sign automation an absolute necessity, since the required increase in productivity can only be accomplished with the use of sophisticated design tools. Such tools also enable designers to perform trade-off analyses of different logic implementations and to make well-informed design decisions.

Product Specifications

Brand: Springer
Format: paperback
ASIN: 1461363934
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Publication Date: 04 October 2012
Listed Since: 14 July 2013

Barcode

No barcode data available

Springer Design Automation for Timing-Driven Layout Synthesis: 198 (The Springer International Series in Engineering and Computer Science, 198)

About as cheap as it gets. The only time it was cheaper was 3 months ago.

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

The Synthesis Approach to Digital System Design: 170 (The Springer International Series in Engineering and Computer Science, 170)

Multi-Level Simulation for VLSI Design: 18 (The Springer International Series in Engineering and Computer Science, 18)

Advanced Memory Optimization Techniques for Low-Power Embedded Processors

Testing and Reliable Design of CMOS Circuits: 88 (The Springer International Series in Engineering and Computer Science, 88)

High-Performance Digital VLSI Circuit Design: 338 (The Springer International Series in Engineering and Computer Science, 338)

Yield Simulation for Integrated Circuits: 33 (The Springer International Series in Engineering and Computer Science, 33)

A Priori Wire Length Estimates for Digital Design

Scalable Multi-core Architectures: Design Methodologies and Tools

Layout Minimization of CMOS Cells: 160 (The Springer International Series in Engineering and Computer Science, 160)

Semiconductor Device Modelling

Multi-Net Optimization of VLSI Interconnect

Logic Synthesis for Field-Programmable Gate Arrays: 324 (The Springer International Series in Engineering and Computer Science, 324)

Timing Analysis and Optimization of Sequential Circuits

Harnessing VLSI System Design with EDA Tools

Yield and Variability Optimization of Integrated Circuits

Automated Design of Analog and High-frequency Circuits: A Computational Intelligence Approach: 501 (Studies in Computational Intelligence, 501)

AI-Driven Optimization and Automation of Integrated Circuit Design

Sequential Logic Testing and Verification: 163 (The Springer International Series in Engineering and Computer Science, 163)

Multi-Objective Optimization in Physical Synthesis of Integrated Circuits: 166 (Lecture Notes in Electrical Engineering, 166)

Low-Voltage CMOS Log Companding Analog Design: 733 (The Springer International Series in Engineering and Computer Science, 733)

Extreme Statistics in Nanoscale Memory Design (Integrated Circuits and Systems)

A Computer-Aided Design and Synthesis Environment for Analog Integrated Circuits: 672 (The Springer International Series in Engineering and Computer Science, 672)

Model Reduction for Circuit Simulation: 74 (Lecture Notes in Electrical Engineering, 74)

Layout Optimization in VLSI Design: 8 (Network Theory and Applications, 8)