We can't find the internet
Attempting to reconnect
Something went wrong
Hang in there while we get back on track
£56.89
Morgan Kaufmann Verification Techniques for System-Level Design (Systems on Silicon)
Illustrated
Price data last checked 8 day(s) ago - will refresh soon
We'll watch every seller, every day. One email when your price arrives.
This is the most expensive it has ever been. Walk away.
£57 today · previous high £57 · all-time low £56
NEW HERE?
Amazon shows you one price. We show you all of them.
Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.
WHAT'S ON THIS PAGE
when this has been cheap or pricey
where the price is heading next
all-time high & low, recent range
name your number, we'll email you
Price History & Forecast
Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.
Last 83 days · 83 data points (no recent data)
Price Distribution
Price distribution over 83 days • 2 price levels
Price Analysis
Most common price: £57 (49 days, 59.0%)
Price range: £56 - £57
Price levels: 2 different prices over 83 days
Description
Product Specifications
- Brand
- Morgan Kaufmann
- Model
- Illustrated
- Format
- hardcover
- ASIN
- 0123706165
- Category
- Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
- Domain
- Amazon UK
- Release Date
- 28 December 2007
- Listed Since
- 18 June 2007
Barcode
No barcode data available
Similar Products You Might Like
System-level Test and Validation of Hardware/Software Systems: 17 (Springer Series in Advanced Microelectronics, 17)
Springer
System-on-Chip Security: Validation and Verification
Springer
System-Level Validation: High-Level Modeling and Directed Test Generation Techniques
Springer
Symbolic Simulation Methods for Industrial Formal Verification
Springer
Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout
Springer
Synchronous Equivalence: Formal Methods for Embedded Systems
Springer
Synchronous Equivalence: Formal Methods for Embedded Systems
Springer
Writing Testbenches using SystemVerilog
Springer
SAT-Based Scalable Formal Verification Solutions (Integrated Circuits and Systems)
Springer
Post-Silicon and Runtime Verification for Modern Processors
Springer
Systems and Software Verification: Model-Checking Techniques and Tools
Springer
Equivalence Checking of Digital Circuits: Fundamentals, Principles, Methods
Springer
A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide
Springer
A Practical Guide for SystemVerilog Assertions
Springer
Open Verification Methodology Cookbook
Springer
System Level Hardware/Software Co-Design: An Industrial Approach
Springer
Formal Semantics and Proof Techniques for Optimizing VHDL Models
Springer
Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems
Springer
Creating Assertion-Based IP (Integrated Circuits and Systems)
Springer
Digital VLSI Systems Design: A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog
Springer
Embedded Software Design and Programming of Multiprocessor System-on-Chip: Simulink and System C Case Studies (Embedded Systems)
Springer
The Simple Art of SoC Design: Closing the Gap between RTL and ESL
Springer
Debugging at the Electronic System Level
Springer
Constraint-Based Verification
Springer