ASIC Design and Synthesis: RTL Design Using Verilog - Image 1

£95.74

It has never been this cheap. We have no record of a lower price.

£96 today · cheaper than every other day in the last 3 months

Springer ASIC Design and Synthesis: RTL Design Using Verilog

Name: ASIC Design and Synthesis: RTL Design Using Verilog
Brand: Springer
Price: 95.74 GBP
Availability: InStock

Architecture & Microprocessors

Price Distribution

Price distribution over 74 days • 1 price levels

Days at Price

Price Analysis

Most common price: £96 (74 days, 100.0%)

Price range: £96 - £96

Price levels: 1 different prices over 74 days

Description

This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis.

Product Specifications

Brand: Springer
Format: paperback
ASIN: 9813346442
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 08 January 2022
Listed Since: 12 December 2021

Barcode

No barcode data available

It has never been this cheap. We have no record of a lower price.

Springer ASIC Design and Synthesis: RTL Design Using Verilog

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

ASIC Design and Synthesis: RTL Design Using Verilog

Digital VLSI Systems Design: A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

VLSI Design: A Practical Guide for FPGA and ASIC Implementations: 0 (SpringerBriefs in Electrical and Computer Engineering)

System Synthesis with VHDL

Circuit Synthesis with VHDL: 261 (The Springer International Series in Engineering and Computer Science, 261)

High-Level Synthesis for Real-Time Digital Signal Processing: The Cathedral-2 Silicon Compiler: 216 (The Springer International Series in Engineering and Computer Science, 216)

Physical Design Essentials: An ASIC Design Implementation Perspective

Generalized Low-Voltage Circuit Techniques for Very High-Speed Time-Interleaved Analog-to-Digital Converters (Analog Circuits and Signal Processing)

FPGA-Based Embedded System Developer's Guide

Harnessing VLSI System Design with EDA Tools

Applications of VHDL to Circuit Design

Processor Design: System-On-Chip Computing for ASICs and FPGAs

Reuse Techniques for VLSI Design

Wideband Continuous-time ΣΔ ADCs, Automotive Electronics, and Power Management: Advances in Analog Circuit Design 2016

The Simple Art of SoC Design: Closing the Gap between RTL and ESL

Compilation and Synthesis for Embedded Reconfigurable Systems: An Aspect-Oriented Approach

Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low Power Design

Logic Synthesis Using Synopsys®

Clock Generators for SOC Processors: Circuits and Architectures

Synthesis and Optimization of FPGA-Based Systems: 294 (Lecture Notes in Electrical Engineering, 294)

Machine Learning in VLSI Computer-Aided Design

The Complete Verilog Book

Application Analysis Tools for ASIP Design: Application Profiling and Instruction-set Customization

It has never been this cheap. We have no record of a lower price.

Springer ASIC Design and Synthesis: RTL Design Using Verilog

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

ASIC Design and Synthesis: RTL Design Using Verilog

Digital VLSI Systems Design: A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

VLSI Design: A Practical Guide for FPGA and ASIC Implementations: 0 (SpringerBriefs in Electrical and Computer Engineering)

System Synthesis with VHDL

Circuit Synthesis with VHDL: 261 (The Springer International Series in Engineering and Computer Science, 261)

High-Level Synthesis for Real-Time Digital Signal Processing: The Cathedral-2 Silicon Compiler: 216 (The Springer International Series in Engineering and Computer Science, 216)

Physical Design Essentials: An ASIC Design Implementation Perspective

Generalized Low-Voltage Circuit Techniques for Very High-Speed Time-Interleaved Analog-to-Digital Converters (Analog Circuits and Signal Processing)

FPGA-Based Embedded System Developer's Guide

Harnessing VLSI System Design with EDA Tools

Applications of VHDL to Circuit Design

Processor Design: System-On-Chip Computing for ASICs and FPGAs

Reuse Techniques for VLSI Design

Wideband Continuous-time ΣΔ ADCs, Automotive Electronics, and Power Management: Advances in Analog Circuit Design 2016

The Simple Art of SoC Design: Closing the Gap between RTL and ESL

Compilation and Synthesis for Embedded Reconfigurable Systems: An Aspect-Oriented Approach

Closing the Power Gap between ASIC & Custom: Tools and Techniques for Low Power Design

Logic Synthesis Using Synopsys®

Clock Generators for SOC Processors: Circuits and Architectures

Synthesis and Optimization of FPGA-Based Systems: 294 (Lecture Notes in Electrical Engineering, 294)

Machine Learning in VLSI Computer-Aided Design

The Complete Verilog Book

Application Analysis Tools for ASIP Design: Application Profiling and Instruction-set Customization