HW/SW Implementation trade-offs of MPEG-4 Data-Flow Algorithm: Design Space Exploration of heterogeneous SoC Platform for a Data Dominant algorithm - Image 1

£59.00

LAP Lambert Academic Publishing HW/SW Implementation trade-offs of MPEG-4 Data-Flow Algorithm: Design Space Exploration of heterogeneous SoC Platform for a Data Dominant algorithm

Name: HW/SW Implementation trade-offs of MPEG-4 Data-Flow Algorithm: Design Space Exploration of heterogeneous SoC Platform for a Data Dominant algorithm
Brand: LAP Lambert Academic Publishing
Price: 59.0 GBP
Availability: InStock

Hardware & DIY

Price data last checked 45 day(s) ago - refreshing...

View at Amazon

Price History & Forecast

Last 46 days • 46 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 46 days • 1 price levels

Days at Price

Price Analysis

Most common price: £59 (46 days, 100.0%)

Price range: £59 - £59

Price levels: 1 different prices over 46 days

Product Specifications

Brand: LAP Lambert Academic Publishing
Format: paperback
ASIN: 383838461X
Category: Books > Subjects > Computing & Internet > Hardware & DIY
Domain: Amazon UK
Release Date: 29 October 2010
Listed Since: 01 November 2010

Barcode

No barcode data available

LAP Lambert Academic Publishing HW/SW Implementation trade-offs of MPEG-4 Data-Flow Algorithm: Design Space Exploration of heterogeneous SoC Platform for a Data Dominant algorithm

Price History & Forecast

Price Distribution

Price Analysis

Product Specifications

Barcode

Similar Products You Might Like

Optimization Algorithms For Reconfigurable FPGA Based Architectures: FPGA, design flow, reconfigurable architectures, System on Programmable chip

Design of Softcore DSP Processors on FPGA Chips

Multiprocessor Performance Analysis: Ensuring Guaranteed Throughput of Dynamic Multimedia Streaming Applications

System-Level Software and Architectural Support for NoC-based MPSoCs: A HW-SW Component View for Many-core Systems

Design and Implementation of Coding Algorithms for Network on Chip

Data-parallel Digital Signal Processors: Algorithm mapping, architecture scaling and workload adaptation

Hardware Software Co-Design For Parallel Embedded Systems: Modeling and Optimization

An Efficient Hardware Architecture for Multimedia Encryption

Improvements on Data Security Algorithms for Streaming Multimedia: Enhancing Video Encryption and Watermarking Robustness and Performance

Wireless packet data system design for multimedia service provisioning: using multi-user diversity

Software/Hardware Design and Implementation of JPEG CODEC on FPGA: FPGA JPEG/IJPEG architecture

Towards flexible QoS provisioning for inter-provider services: State of the art and recent advances

Accelerating MPEG2 Motion Estimation: Software and Hardware Techniques for Accelerating MPEG2 Motion Estimation

Hardware Prefetch, Reduction Support and Speculative State Buffering: Shared Memory Multiprocessors

Study on Data Hiding and Multimedia Data Communication: Methods, Analysis and Realization

QoS and Service Offer Driven Web Services Selection and Compositions

Adaptive Error Concealment Algorithms for H.264/AVC Applications: The error-resilient techniques for H.264/AVC on the decoder side

Investigations on Complementary Metal Oxide Semiconductor Topologies: support to 4G technologie

Cross Layer Architecture of Mobile Ad-Hoc Networks: Power Efficient Routing Protocol

Towards Ultra-High Speed Online Network Traffic Classification: Enhanced with Machine Learning Algorithms and OpenFlow Accelerators

Design and Implementation of a Telephone Switching System: Introduction, Telephony Concepts, Telephony Switching, Microcontrollers, Implementation

Spectrum Efficiency Maximization in Cognitive Radio Systems: The Optimal Radio Resource Allocation Algorithms Design in Multiband OFDM Ultra Wideband Cognitive Radio Systems

OPTIMIZATION OF FAST MOTION ESTIMATION ALGORITHMS IN VIDEO COMPRESSION

3G IP Multimedia Subsystem: Design, Analysis, Models