Reconfiguration is Shared Memory: Collapsing the Hierarchy of Parallel Models with Reconfigurable Buses and Shared Memory - Image 1

£44.00

LAP Lambert Academic Publishing Reconfiguration is Shared Memory: Collapsing the Hierarchy of Parallel Models with Reconfigurable Buses and Shared Memory

Name: Reconfiguration is Shared Memory: Collapsing the Hierarchy of Parallel Models with Reconfigurable Buses and Shared Memory
Brand: LAP Lambert Academic Publishing
Price: 44.0 GBP
Availability: InStock

Computing & Internet

Price data last checked 52 day(s) ago - refreshing...

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

It has never been this cheap. We have no record of a lower price.

£44 today · cheaper than every other day in the last 3 months

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 39 days • 39 data points (No recent data available)

Historical

Generating forecast...

Price Distribution

Price distribution over 39 days • 1 price levels

Days at Price

Price Analysis

Most common price: £44 (39 days, 100.0%)

Price range: £44 - £44

Price levels: 1 different prices over 39 days

Product Specifications

Brand: LAP Lambert Academic Publishing
Format: paperback
ASIN: 383832918X
Category: Books > Subjects > Computing & Internet
Domain: Amazon UK
Release Date: 07 January 2010
Listed Since: 13 January 2010

Barcode

No barcode data available

LAP Lambert Academic Publishing Reconfiguration is Shared Memory: Collapsing the Hierarchy of Parallel Models with Reconfigurable Buses and Shared Memory

It has never been this cheap. We have no record of a lower price.

Price History & Forecast

Price Distribution

Price Analysis

Product Specifications

Barcode

Similar Products You Might Like

Hardware Prefetch, Reduction Support and Speculative State Buffering: Shared Memory Multiprocessors

Scheduling Unrelated Parallel Machines- Algorithms, Complexity, and Performance

FPGA Optimized Processor: Cache and Exception Handling Implementation

Low Power Self-timed Size Optimization for an Input Data Distribution

Policing Virtual Memory: Evaluating the Page-Level Locality Characteristics of Memory Allocators

Microprocessor Architecture, Programming and Applications with the 8085

On the Solvability of Open Shop Scheduling Problems: On the Solvability of Open Shop Scheduling Problems

Dynamic Project Management and Task Crashing

Tightly Connected Hierarchical Interconnection Networks: Topology, Algorithms and Recursivity in an Asymptotically Optimal Class of Parallel Architectures

Digital IC and System Design

Irregular computations on fine-grain multithreaded architecture: Parallel algorithms and architectures

Exercising Strategic Coporate Control: Knowledge asymmetry and Headquarter-Subsidary relationships

Design and Discuss Visualizations in Pairs

Bibliometric Analysis of Studies on Digital Media

Energy-efficient Routing in Ad hoc networks with Balanced Load

Reconstituting History and Culture in New Media Art: Lily and Honglei's Work and Inspiration

Systems with Persistent Memory: Controllability, Stability, Identification: 54 (Interdisciplinary Applied Mathematics, 54)

NON ORTHOGONAL MULTIPLE ACCESS SCHEME: INTERLEAVE DIVISION MULTIPLE ACCESS

Computer Architecture and Organization: Digital Design and Micro-processing Volume 1

Precoding of Broadband Multiple-Input Multiple-Output Systems: Non-Linear Approaches

Sovremennye resursosberegayushchie metody tekhnicheskogo servisa

Routing In Motorway Surveillance System Based On Ad Hoc Camera Network

The Alignment of Strategy and Structure

CMOS VLSI Layout and Verification of a SIMD Computer