We can't find the internet
Attempting to reconnect
Something went wrong!
Hang in there while we get back on track
£60.00
LAP Lambert Academic Publishing Microarchitecture to Exploit Repetitive Computations and Values: Redundant Stores, Non Redundant Data Cache, Instruction Level Reuse, Trace Level Reuse and Trace Level Speculation
Price data last checked 27 day(s) ago - will refresh soon
Price History & Forecast
Last 64 days • 64 data points (No recent data available)
Price Distribution
Price distribution over 64 days • 1 price levels
Price Analysis
Most common price: £60 (64 days, 100.0%)
Price range: £60 - £60
Price levels: 1 different prices over 64 days
Product Specifications
- Format
- paperback
- ASIN
- 3838310861
- Domain
- Amazon UK
- Release Date
- 21 May 2010
- Listed Since
- 25 August 2009
Barcode
No barcode data available
Similar Products You Might Like
Irregular computations on fine-grain multithreaded architecture: Parallel algorithms and architectures
LAP Lambert Academic Publishing
Hardware Prefetch, Reduction Support and Speculative State Buffering: Shared Memory Multiprocessors
LAP Lambert Academic Publishing
An Efficient Hardware Architecture for Multimedia Encryption
LAP Lambert Academic Publishing
Optimization Algorithms For Reconfigurable FPGA Based Architectures: FPGA, design flow, reconfigurable architectures, System on Programmable chip
LAP Lambert Academic Publishing
Microprocessors and Microcontrollers
LAP Lambert Academic Publishing
Tightly Connected Hierarchical Interconnection Networks: Topology, Algorithms and Recursivity in an Asymptotically Optimal Class of Parallel Architectures
LAP Lambert Academic Publishing
MICROPROCESSORS AND ITS INTERFACING
LAP Lambert Academic Publishing
Multiprocessor Performance Analysis: Ensuring Guaranteed Throughput of Dynamic Multimedia Streaming Applications
LAP Lambert Academic Publishing
Memory Customization in multiple processors Systems on chip
LAP Lambert Academic Publishing
Effectiveness of Tracing in a Multicore Environment: A performance evaluation of LTTng's Kernel Space and User Space Trace primitives
LAP Lambert Academic Publishing
Separation Logic for Multithreaded Object-Oriented Languages: Full-Fledged Verification and Automatic Parallelization of Programs
LAP Lambert Academic Publishing
Secure Computing on Reconfigurable Systems: Improving Performance and Reliability of Dynamic Reconfigurable Systems
LAP Lambert Academic Publishing
Model-Based Secure Software Development with Modularity, Reusability: A Model-Driven Security Approach
LAP Lambert Academic Publishing
Data-parallel Digital Signal Processors: Algorithm mapping, architecture scaling and workload adaptation
LAP Lambert Academic Publishing
HW/SW Implementation trade-offs of MPEG-4 Data-Flow Algorithm: Design Space Exploration of heterogeneous SoC Platform for a Data Dominant algorithm
LAP Lambert Academic Publishing
Hardware Software Co-Design For Parallel Embedded Systems: Modeling and Optimization
LAP Lambert Academic Publishing
System-Level Software and Architectural Support for NoC-based MPSoCs: A HW-SW Component View for Many-core Systems
LAP Lambert Academic Publishing
SECURED DATA DEDUPLICATION TECHNIQUE FOR EFFECTIVE STORAGE: SECURED DATA DEDUPLICATION TECHNIQUE FOR EFFECTIVE STORAGE AND RETRIEVAL ON CLOUD
LAP Lambert Academic Publishing
Computer Organization and Architecture: Fundamentals of Computer Organization and Architecture
LAP Lambert Academic Publishing
Cross Layer Architecture of Mobile Ad-Hoc Networks: Power Efficient Routing Protocol
LAP Lambert Academic Publishing
High Throughput Low Power Architecture for Network-on-chip: Network-on-Chip
LAP Lambert Academic Publishing
Transistor-Level Defect-Tolerant Techniques for Reliable Design: at the Nanoscale
LAP Lambert Academic Publishing
Component-based simulation: Hierarchical structures, Modularity, and Reuse
LAP Lambert Academic Publishing
Microprocessor Architecture, Programming and Applications with the 8085
LAP Lambert Academic Publishing