£59.68

LAP Lambert Academic Publishing Low Power Modem Design: A guidance to use novel algorithms (QPSK) and digital filters (FIR, IIR) with MATLAB, SIMULINK with VHDL and Xilinx FPGA

Price data last checked 10 day(s) ago - will refresh soon

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

This is the most expensive it has ever been. Walk away.

£60 today · previous high £60 · all-time low £54

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey
↓ Forecast
where the price is heading next
↓ Statistics
all-time high & low, recent range
↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 81 days · 81 data points (no recent data)

Historical
Generating forecast…
£59.68 £53.92 £55.17 £56.43 £57.69 £58.95 £60.20 26 April 2026 16 May 2026 05 June 2026 25 June 2026 15 July 2026

Price Distribution

Price distribution over 81 days • 2 price levels

Days at Price
Current Price
45 days 36 days · current 0 11 23 34 45 £54 £60 Days at Price

Price Analysis

Most common price: £54 (45 days, 55.6%)

Price range: £54 - £60

Price levels: 2 different prices over 81 days

Description

This book is mainly concerned on use novel algorithms to reduce the power consumption used in modern digital modems e.g. QPSK. The designing and the simulation it will be in MATLAB. It will involve hardware implementation using VHDL and Xilinx FPGAs. In this project a novel low power modem will be designed for use in communication systems. For the designing it will use some of the modern radio communication technologies such as QPSK (OQPSK, BPSK etc) with the aim of designing and simulate a filter in MATLAB using Gaussian, Rayleigh and Rician channels. The simulation of QPSK and FIR filter will made in the SIMULINK of MATLAB. In this model will generate noise and how may bits it will transmitted and how many errors it will received. The final output of all is that in this model in a screen which called Error Rate Calculation. For the VHDL and Xilinx FPGAs will present an overview of the digital design and VHDL, the logic gates, the ASIC design and FPGAs. Finally for the VHDL and ASIC design, it is present schematic diagrams like full adders, parallel adders and multipliers from the Engineering Capture System (ECS).

Product Specifications

Barcode

No barcode data available