£48.00

Scheduling in High-Level Synthesis

Price data last checked 23 day(s) ago - will refresh soon

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

It has never been this cheap. We have no record of a lower price.

£48 today · cheaper than every other day in the last 3 months

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey
↓ Forecast
where the price is heading next
↓ Statistics
all-time high & low, recent range
↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 68 days · 68 data points (no recent data)

Historical
Generating forecast…
£48.00 £45.60 £46.56 £47.52 £48.48 £49.44 £50.40 09 July 2026 25 July 2026 11 August 2026 28 August 2026 14 September 2026

Price Distribution

Price distribution over 68 days • 1 price levels

Days at Price
68 days 0 17 34 51 68 £48 Days at Price

Price Analysis

Most common price: £48 (68 days, 100.0%)

Price range: £48 - £48

Price levels: 1 different prices over 68 days

Description

High-Level Synthesis (HLS) translates the behavioral specification of a digital system to a register transfer level structure. In this book we focus on the scheduling problem in HLS. In particular, scheduling loop constructs under fixed hardware constraints. Loop execution time usually dominates the total execution time of the program. Therefore, efficient execution of loops is one of the most important obstacles facing high-performance scheduling. A new two-phase algorithm for loop scheduling based on the Force-Directed Scheduling (FDS) algorithm is proposed. The algorithm employs a local priority function called the ‘mobility’ of an operation to select the best operation to be rescheduled when resource violation is detected. In the first phase of the algorithm, the FDS algorithm is used to generate an initial schedule of the system that balances the distribution of the operations and optimizes the system hardware utilization. The second phase of the algorithm iteratively modifies the initial FDS schedule in order to resolve any hardware constraint violations. The performance of the proposed algorithm was evaluated using a set of standard HLS benchmarks.

Product Specifications

Format
paperback
Domain
Amazon UK
Release Date
16 January 2017
Listed Since
08 February 2017

Barcode

No barcode data available

Similar Products You Might Like

Separation Logic for High-level Synthesis (Springer Theses)
79% match

Separation Logic for High-level Synthesis (Springer Theses)

Springer

£76.42 07 Aug 2026
Separation Logic for High-level Synthesis (Springer Theses)
79% match

Separation Logic for High-level Synthesis (Springer Theses)

Springer

£76.42 07 Aug 2026
Software Synthesis from Dataflow Graphs: 360 (The Springer International Series in Engineering and Computer Science, 360)
79% match

Software Synthesis from Dataflow Graphs: 360 (The Springer International Series in Engineering and Computer Science, 360)

Springer

£73.20 15 Sep 2026
Timing Optimization Through Clock Skew Scheduling
79% match

Timing Optimization Through Clock Skew Scheduling

Springer

£76.42 08 Aug 2026
Logic Synthesis for Low Power VLSI Designs
79% match

Logic Synthesis for Low Power VLSI Designs

Springer

£117.49 15 Sep 2026
Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications
78% match

Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications

Springer

£75.68 06 Aug 2026
Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
78% match

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits

Springer

£48.95 13 Aug 2026
Synthesis and Optimization of DSP Algorithms
78% match

Synthesis and Optimization of DSP Algorithms

Springer

£74.38 06 Aug 2026
Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications
78% match

Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications

Springer

£108.01 13 Aug 2026
Multiprocessor Scheduling for Real-Time Systems (Embedded Systems)
78% match

Multiprocessor Scheduling for Real-Time Systems (Embedded Systems)

Springer

£76.42 04 Aug 2026
Multiprocessor Scheduling for Real-Time Systems (Embedded Systems)
78% match

Multiprocessor Scheduling for Real-Time Systems (Embedded Systems)

Springer

£96.54 04 Aug 2026
Synthesis of Finite State Machines: Functional Optimization
78% match

Synthesis of Finite State Machines: Functional Optimization

Springer

£109.52 04 Aug 2026
Scheduling in Distributed Computing Systems: Analysis, Design and Models
77% match

Scheduling in Distributed Computing Systems: Analysis, Design and Models

Springer

£71.80 31 Jul 2026
High-Level Synthesis for Real-Time Digital Signal Processing: The Cathedral-2 Silicon Compiler: 216 (The Springer International Series in Engineering and Computer Science, 216)
77% match

High-Level Synthesis for Real-Time Digital Signal Processing: The Cathedral-2 Silicon Compiler: 216 (The Springer International Series in Engineering and Computer Science, 216)

Springer

£113.09 05 Aug 2026
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
77% match

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

Springer

£89.99 15 Sep 2026
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
77% match

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

Springer

£76.42 07 Aug 2026
SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits
77% match

SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits

Springer

£63.98 08 Aug 2026
Synthesis and Optimization of FPGA-Based Systems: 294 (Lecture Notes in Electrical Engineering, 294)
77% match

Synthesis and Optimization of FPGA-Based Systems: 294 (Lecture Notes in Electrical Engineering, 294)

Springer

£107.98 07 Aug 2026
VHDL and FPLDs in Digital Systems Design, Prototyping and Customization
77% match

VHDL and FPLDs in Digital Systems Design, Prototyping and Customization

Springer

£85.68 29 Aug 2026
System Synthesis with VHDL
77% match

System Synthesis with VHDL

Springer

£108.01 06 Aug 2026
Decomposition Methods for Complex Factory Scheduling Problems
77% match

Decomposition Methods for Complex Factory Scheduling Problems

Springer

£73.50 14 Sep 2026
Analysis and Synthesis of Distributed Real-Time Embedded Systems
77% match

Analysis and Synthesis of Distributed Real-Time Embedded Systems

Springer

£76.42 05 Aug 2026
Scheduling Computer and Manufacturing Processes
77% match

Scheduling Computer and Manufacturing Processes

Springer

£108.01 08 Aug 2026
Hardware-Software Co-Synthesis of Distributed Embedded Systems
77% match

Hardware-Software Co-Synthesis of Distributed Embedded Systems

Springer

£74.46 04 Aug 2026