£75.68

Springer Low-Noise Low-Power Design for Phase-Locked Loops: Multi-Phase High-Performance Oscillators

Price data last checked 55 day(s) ago - refreshing...

View at Amazon

Price History & Forecast

Last 36 days • 36 data points (No recent data available)

Historical
Generating forecast...
£75.68 £75.67 £75.67 £75.67 £75.68 £75.68 £75.68 25 January 2026 02 February 2026 11 February 2026 20 February 2026 01 March 2026

Price Distribution

Price distribution over 36 days • 1 price levels

Days at Price
36 days 0 9 18 27 36 £76 Days at Price

Price Analysis

Most common price: £76 (36 days, 100.0%)

Price range: £76 - £76

Price levels: 1 different prices over 36 days

Description

Product Description This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation.  The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage.  Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters.   From the Back Cover This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation.  The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage.  Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters.  About the Author This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation. The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage. Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters. Provides detailed introduction to noise reduction techniques for fractional-N phase-locked loop systems;Analyzes the nonlinear effect and its impact on fractional-N phase-locked loop systems;Describes a wide-band integer-N PLL and bandgap reference design for X-band radar application;Explains details of capacitive-coupling techniques for robust quadrature voltage-controlled oscillator (VCO) designs and multi-phase clock generation;Presents basic simulation techniques for quadrature VCO to guarantee robust design."

Product Specifications

Format
paperback
Domain
Amazon UK
Release Date
23 August 2016
Listed Since
21 July 2016

Barcode

No barcode data available