Hardware Architectures for Post-Quantum Digital Signature Schemes - Image 1

£83.82

Springer Hardware Architectures for Post-Quantum Digital Signature Schemes

Name: Hardware Architectures for Post-Quantum Digital Signature Schemes
Brand: Springer
Price: 83.82 GBP
Availability: InStock

Architecture & Microprocessors

This is the most expensive it has ever been. Walk away.

£84 today · previous high £84 · all-time low £84

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 33 days · 33 data points (no recent data)

Historical

Generating forecast…

Price Distribution

Price distribution over 33 days • 1 price levels

Days at Price

Price Analysis

Most common price: £84 (33 days, 100.0%)

Price range: £84 - £84

Price levels: 1 different prices over 33 days

Description

This book explores C-based design, implementation, and analysis of post-quantum cryptography (PQC) algorithms for signature generation and verification. The authors investigate NIST round 2 PQC algorithms for signature generation and signature verification from a hardware implementation perspective, especially focusing on C-based design, power-performance-area-security (PPAS) trade-offs and design flows targeting FPGAs and ASICs. Describes a comprehensive set of synthesizable c code base as well as the hardware implementations for the different types of PQC algorithms including lattice-based, code-based, and multivariate-based; Demonstrates the hardware (FPGA and ASIC) and hardware-software optimizations and trade-offs of the NIST round 2 signature-based PQC algorithms; Enables designers to build hardware implementations that are resilient to a variety of side-channels. From the Back Cover This book explores C-based design, implementation, and analysis of post-quantum cryptography (PQC) algorithms for signature generation and verification. The authors investigate NIST round 2 PQC algorithms for signature generation and signature verification from a hardware implementation perspective, especially focusing on C-based design, power-performance-area-security (PPAS) trade-offs and design flows targeting FPGAs and ASICs. Describes a comprehensive set of synthesizable c code base as well as the hardware implementations for the different types of PQC algorithms including lattice-based, code-based, and multivariate-based; Demonstrates the hardware (FPGA and ASIC) and hardware-software optimizations and trade-offs of the NIST round 2 signature-based PQC algorithms; Enables designers to build hardware implementations that are resilient to a variety of side-channels. About the Author Deepraj Soni is a Ph.D. student at NYU Tandon School of Engineering. Deepraj works on hardware implementation, evaluation and security of post quantum cryptographic algorithms. He received his M.Tech from the Department of Electrical Engineering, Indian Institute of Technology Bombay (IIT B). His thesis focused on developing a framework for hardware software co simulator and neural network implementation on an FPGA. After graduation, Deepraj worked as a design engineer in the semiconductor division of Samsung and SanDisk. At Samsung, he was responsible for the design and architecture of the image processing IPs such as region segmentation and Embedded CODEC. He was also responsible for communication IPs such as FFT/IFFT, Time & Frequency Deinterleaving and Demapper for canceling the noise. At SanDisk, Deepraj helped in the development of System On Chip (SoC) level design for the memory controller.

Product Specifications

Brand: Springer
Format: paperback
ASIN: 3030576841
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Release Date: 28 October 2021
Listed Since: 01 October 2021

Barcode

No barcode data available

Springer Hardware Architectures for Post-Quantum Digital Signature Schemes

This is the most expensive it has ever been. Walk away.

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Cryptographic Algorithms on Reconfigurable Hardware (Signals and Communication Technology)

Fault Tolerant Architectures for Cryptography and Hardware Security (Computer Architecture and Design Methodologies)

System-on-Chip Architectures and Implementations for Private-Key Data Encryption

Hardware Security Primitives

Clock Generators for SOC Processors: Circuits and Architectures

Lattice-Based Cryptosystems: A Design Perspective

Towards Hardware-Intrinsic Security: Foundations and Practice (Information Security and Cryptography)

Introducing Design Automation for Quantum Computing

Quantum Computing: Circuits, Systems, Automation and Applications

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

Hardware IP Security and Trust

Design and Analysis of Secure Quantum Communication Schemes

Processor Design: System-On-Chip Computing for ASICs and FPGAs

Quantum-Dot Cellular Automata Based Digital Logic Circuits: A Design Perspective: 879 (Studies in Computational Intelligence, 879)

Computer Arithmetic: Algorithms and Hardware Implementations

Becoming Quantum Safe: Protect Your Business and Mitigate Risks with Post-Quantum Cryptography and Crypto-Agility

System-on-Chip Security: Validation and Verification

Cryptographic Security Architecture: Design and Verification

Trustworthy Hardware Design: Combinational Logic Locking Techniques (Analog Circuits and Signal Processing)

Post-Silicon and Runtime Verification for Modern Processors

Reconfigurable Computing: From FPGAs to Hardware/Software Codesign

Reconfigurable Field Programmable Gate Arrays for Mission-Critical Applications

Reconfigurable Field Programmable Gate Arrays for Mission-Critical Applications

AI NPU System Design with Python and Verilog: Building from Scratch: A Complete Guide to Modeling, Custom ISA, Compiler, and FPGA Implementation