Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs - Image 1

£80.64

Springer Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs

Name: Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs
Brand: Springer
Price: 80.64 GBP
Availability: InStock

Computer Aided Design

This is the most expensive it has ever been. Walk away.

£81 today · previous high £81 · all-time low £80

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 70 days · 70 data points (no recent data)

Historical

Generating forecast…

Price Distribution

Price distribution over 70 days • 2 price levels

Days at Price

Current Price

Price Analysis

Most common price: £81 (67 days, 95.7%)

Price range: £80 - £81

Price levels: 2 different prices over 70 days

Description

This text covers the acceleration of EDA algorithms using hardware platforms such as FPGAs and GPUs. In it, widely applied CAD algorithms are evaluated and compared for potential acceleration on FPGAs and GPUs. From the Back Cover Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs Kanupriya Gulati Sunil P. Khatri This book deals with the acceleration of EDA algorithms using hardware platforms such as Custom ICs, FPGAs and GPUs. Widely applied CAD algorithms are studied for potential acceleration on these platforms. Coverage includes discussion of conditions under which it is preferable to use one platform over another, e.g., when an EDA problem has a high degree of data parallelism, the GPU is typically the preferred platform, whereas when the problem has more control, an FPGA may be preferred. Results are presented for the acceleration of several CAD algorithms (fault simulation, fault table generation, model card evaluation in SPICE, Monte Carlo based statistical static timing analysis, Boolean Satisfiability), demonstrating speedups up to 800X compared to single-core implementatinos of these algorithms. This book serves as a valuable guide on how best to leverage parallelism to accelerate CAD algorithms. It also presents a methodology to automatically extract SIMD parallelism from regular uniprocessor code which satisfies a set of constraints. With this approach, such uniprocessor code can automatically be converted to GPU code, allowing for significant acceleration. This approach is particularly useful since different GPUs have vastly different specifications, making the manual generation of GPU code an unscalable proposition. In particular, this book: Provides guidelines on whether to use Custom ICs, GPUs or FPGAs when accelerating a given EDA algorithm, validating these suggestions with a concrete example (Boolean Satisfiability) implemented on all these platforms; Demonstrates the acceleration of several popular EDA algorithms on GPUs, with speedups up to 800X; Helps the reader by presenting example algorithms which may be used by the reader to determine how best to accelerate their specific EDA algorithm; Discusses an automatic approach to generate GPU code, given regular uniprocessor code which satisfies a set of constraints; Serves as a valuable reference for anyone interested in exploring alternative hardware platforms for accelerating various EDA applications by harnessing the parallelism available in these platforms.

Product Specifications

Brand: Springer
Format: paperback
ASIN: 1489983333
Category: Books > Subjects > Computing & Internet > Software & Graphics > Graphics & Multimedia > Computer Aided Design
Domain: Amazon UK
Publication Date: 05 September 2014
Listed Since: 24 September 2014

Barcode

No barcode data available

Springer Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs

This is the most expensive it has ever been. Walk away.

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Data Parallel C++: Mastering DPC++ for Programming of Heterogeneous Systems using C++ and SYCL

Programming Multicore and Many-core Computing Systems (Wiley Series on Parallel and Distributed Computing)

Parallele Algorithmen: 64 (Informatik-Fachberichte, 64)

Advanced Parallel Processing Technologies: 5th International Workshop, APPT 2003, Xiamen, China, September 17-19, 2003, Proceedings: 2834 (Lecture Notes in Computer Science, 2834)

Algorithms and Architectures for Parallel Processing: 10th International Conference, ICA3PP 2010, Busan, Korea, May 21-23, 2010. Proceedings, Part I: 6081 (Lecture Notes in Computer Science, 6081)

Applied Parallel and Distributed Computing: 16

GPU Computing Gems Emerald Edition (Applications of GPU Computing Series)

Springer Distributed Graph Analytics Programming and Languages

Parallel Programming: Practical Aspects, Models & Current Limitations (Mathematics Research Developments)

Task Scheduling for Parallel Systems (Wiley Series on Parallel and Distributed Computing)

Springer ISPA 2004 Proceedings - Parallel and Distributed Processing

Scientific Parallel Computing

High Performance Computing for Big Data: Methodologies and Applications (Chapman & Hall/CRC Big Data Series)

Euro-Par 2001 Parallel Processing: 7th International Euro-Par Conference Manchester, UK August 28-31, 2001 Proceedings: 2150 (Lecture Notes in Computer Science, 2150)

Cambridge Computer Architecture for Scientists Textbook

Parallel Computing for Data Science: With Examples in R, C++ and CUDA: 28 (Chapman & Hall/CRC The R Series)

Multicore and GPU Programming: An Integrated Approach

Fundamentals of Parallel Multicore Architecture (Chapman & Hall/CRC Computational Science)

GPU Parallel Program Development Using CUDA (Chapman & Hall/CRC Computational Science)

Advanced Computational Infrastructures for Parallel and Distributed Adaptive Applications (Wiley Series on Parallel and Distributed Computing)

Wiley Parallel and Distributed Computing - Survey of Models

Using OpenMP-The Next Step: Affinity, Accelerators, Tasking, and SIMD (Scientific and Engineering Computation)

Optimale systolische Präfixberechnungen: Ein praxisrelevanter Beitrag zum Entwurf effizienter paralleler Algorithmen (DUV: Datenverarbeitung)

CONPAR 90 - VAPP IV: Joint International Conference on Vector and Parallel Processing, Zurich, Switzerland, September 10-13, 1990. Proceedings: 457 (Lecture Notes in Computer Science, 457)