£80.64

Springer On and Off-Chip Crosstalk Avoidance in VLSI Design

Price data last checked 33 day(s) ago - refreshing...

View at Amazon

We'll watch every seller, every day. One email when your price arrives.

This is the most expensive it has ever been. Walk away.

£81 today · previous high £81 · all-time low £80

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey
↓ Forecast
where the price is heading next
↓ Statistics
all-time high & low, recent range
↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 58 days • 58 data points (No recent data available)

Historical
Generating forecast...
£80.64 £79.86 £80.03 £80.20 £80.37 £80.54 £80.71 05 April 2026 19 April 2026 03 May 2026 17 May 2026 01 June 2026

Price Distribution

Price distribution over 58 days • 2 price levels

Days at Price
Current Price
23 days 35 days · current 0 9 18 26 35 £80 £81 Days at Price

Price Analysis

Most common price: £81 (35 days, 60.3%)

Price range: £80 - £81

Price levels: 2 different prices over 58 days

Description

Crosstalk is a major challenge that Deep Submicron processes present to VLSI circuit designers. This book covers crosstalk avoidance with bus encoding, a technique that mitigates crosstalk and improves the speed and power consumption of the bus interconnect. From the Back Cover On- and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan, Brock J. LaMeres and Sunil P. Khatri Deep Submicron (DSM) processes present many challenges to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is inter-wire crosstalk within on- and off-chip bus traces. Capacitive crosstalk in on-chip busses becomes significant with shrinking feature sizes of VLSI fabrication processes, while inductive cross-talk becomes a problem for busses with high off-chip data transfer rates. The presence of crosstalk greatly limits the speed and increases the power consumption of an IC design. This book presents approaches to avoid crosstalk in both on-chip as well as off-chip busses. These approaches allow the user to trade off the degree of crosstalk mitigation against the associated implementation overheads. In this way, a continuum of techniques is presented, which help improve the speed and power consumption of the bus interconnect. These techniques encode data before transmission over the bus to avoid certain undesirable crosstalk conditions and thereby improve the bus speed and/or energy consumption. In particular, this book: Presents novel ways to combine chip and package design, reducing off-chip crosstalk so that VLSI systems can be designed to operate significantly faster; Provides a comprehensive set of bus crosstalk cancellation techniques, both memoryless and memory-based; Provides techniques to design extremely efficient CODECs for crosstalk cancellation; Provides crosstalk cancellation approaches for multi-valued busses; Offers a battery of approaches for a VLSI designer to use, depending on the amount of crosstalk their design can tolerate, and the amount of area overhead they can afford.

Product Specifications

Format
paperback
Domain
Amazon UK
Release Date
26 November 2014
Listed Since
27 November 2014

Barcode

No barcode data available

Similar Products You Might Like

High Performance Multi-Channel High-Speed I/O Circuits (Analog Circuits and Signal Processing)
84% match

High Performance Multi-Channel High-Speed I/O Circuits (Analog Circuits and Signal Processing)

Springer

£76.29 31 May 2026
Interconnection Noise in VLSI Circuits
84% match

Interconnection Noise in VLSI Circuits

Springer

£87.85 01 Jun 2026
Routing Congestion in VLSI Circuits: Estimation and Optimization (Integrated Circuits and Systems)
84% match

Routing Congestion in VLSI Circuits: Estimation and Optimization (Integrated Circuits and Systems)

Springer

£80.64 05 Jun 2026
Multi-Net Optimization of VLSI Interconnect
84% match

Multi-Net Optimization of VLSI Interconnect

Springer

£65.57 26 May 2026
Coupled Data Communication Techniques for High-Performance and Low-Power Computing (Integrated Circuits and Systems)
82% match

Coupled Data Communication Techniques for High-Performance and Low-Power Computing (Integrated Circuits and Systems)

Springer

£106.83 27 May 2026
Interconnect-Centric Design for Advanced SOC and NOC
82% match

Interconnect-Centric Design for Advanced SOC and NOC

Springer

£107.98 26 May 2026
A Priori Wire Length Estimates for Digital Design
81% match

A Priori Wire Length Estimates for Digital Design

Springer

£107.98 26 May 2026
Interconnect Noise Optimization in Nanometer Technologies
81% match

Interconnect Noise Optimization in Nanometer Technologies

Springer

£76.38 03 Jun 2026
Mixed Signal VLSI Wireless Design: Circuits and Systems
81% match

Mixed Signal VLSI Wireless Design: Circuits and Systems

Springer

£107.98 01 Jun 2026
VLSI Design: A Practical Guide for FPGA and ASIC Implementations: 0 (SpringerBriefs in Electrical and Computer Engineering)
81% match

VLSI Design: A Practical Guide for FPGA and ASIC Implementations: 0 (SpringerBriefs in Electrical and Computer Engineering)

Springer

£49.43 18 May 2026
High-Performance Digital VLSI Circuit Design: 338 (The Springer International Series in Engineering and Computer Science, 338)
81% match

High-Performance Digital VLSI Circuit Design: 338 (The Springer International Series in Engineering and Computer Science, 338)

Springer

£76.38 24 May 2026
Design Of High-speed Communication Circuits: 38 (Selected Topics in Electronics and Systems)
81% match

Design Of High-speed Communication Circuits: 38 (Selected Topics in Electronics and Systems)

World Scientific Publishing Company

£55.42 14 Jun 2026
Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits: 302 (The Springer International Series in Engineering and Computer Science, 302)
80% match

Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits: 302 (The Springer International Series in Engineering and Computer Science, 302)

Springer

£107.85 26 May 2026
Advanced Multicore Systems-On-Chip: Architecture, On-Chip Network, Design
80% match

Advanced Multicore Systems-On-Chip: Architecture, On-Chip Network, Design

Springer

£103.00 16 May 2026
Parasitic Substrate Coupling in High Voltage Integrated Circuits: Minority and Majority Carriers Propagation in Semiconductor Substrate (Analog Circuits and Signal Processing)
80% match

Parasitic Substrate Coupling in High Voltage Integrated Circuits: Minority and Majority Carriers Propagation in Semiconductor Substrate (Analog Circuits and Signal Processing)

Springer

£75.68 25 May 2026
Low Power Networks-on-Chip
80% match

Low Power Networks-on-Chip

Springer

£73.10 25 May 2026
Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs
80% match

Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs

Springer

£107.93 25 May 2026
On Optimal Interconnections for VLSI: 301 (The Springer International Series in Engineering and Computer Science, 301)
80% match

On Optimal Interconnections for VLSI: 301 (The Springer International Series in Engineering and Computer Science, 301)

Springer

£108.61 27 May 2026
Analysis and Design of Resilient VLSI Circuits: Mitigating Soft Errors and Process Variations
80% match

Analysis and Design of Resilient VLSI Circuits: Mitigating Soft Errors and Process Variations

Springer

£80.64 26 May 2026
On-Chip Inductance in High Speed Integrated Circuits
80% match

On-Chip Inductance in High Speed Integrated Circuits

Springer

£74.56 18 May 2026
SRAM Design for Wireless Sensor Networks: Energy Efficient and Variability Resilient Techniques (Analog Circuits and Signal Processing)
80% match

SRAM Design for Wireless Sensor Networks: Energy Efficient and Variability Resilient Techniques (Analog Circuits and Signal Processing)

Springer

£75.68 24 May 2026
Clocking in Modern VLSI Systems (Integrated Circuits and Systems)
80% match

Clocking in Modern VLSI Systems (Integrated Circuits and Systems)

Springer

£107.98 31 May 2026
Low Power Digital CMOS Design
80% match

Low Power Digital CMOS Design

Springer

£113.09 26 May 2026
A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide
80% match

A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide

Springer

£84.29 13 May 2026