A Systolic Array Parallelizing Compiler: 106 (The Springer International Series in Engineering and Computer Science, 106) - Image 1

£76.38

Springer A Systolic Array Parallelizing Compiler: 106 (The Springer International Series in Engineering and Computer Science, 106)

Name: A Systolic Array Parallelizing Compiler: 106 (The Springer International Series in Engineering and Computer Science, 106)
Brand: Springer
Price: 76.81 GBP
Availability: InStock

Architecture & Microprocessors

It has never been this cheap. We have no record of a lower price.

£76 today · cheaper than every other day in the last 3 months

NEW HERE?

Amazon shows you one price. We show you all of them.

Tosheroon watches Amazon prices so you don't have to. Every product on Amazon has a price history — we make it visible. Set the price you'd actually pay, and we'll email you the second it gets there. No app, no account, one email.

WHAT'S ON THIS PAGE

↓ Price chart
when this has been cheap or pricey

↓ Forecast
where the price is heading next

↓ Statistics
all-time high & low, recent range

↑ Price alert
name your number, we'll email you

Price History & Forecast

Grey patches = out of stock. Cheaper = lower on the chart. Hover for exact prices.

Last 90 days • 90 data points

Historical

Generating forecast...

Price Distribution

Price distribution over 90 days • 1 price levels

Days at Price

Price Analysis

Most common price: £77 (90 days, 100.0%)

Price range: £77 - £77

Price levels: 1 different prices over 90 days

Description

Widespread use of parallel processing will become a reality only if the process of porting applications to parallel computers can be largely automated. Usually it is straightforward for a user to determine how an application can be mapped onto a parallel machine; however, the actual development of parallel code, if done by hand, is typically difficult and time consuming. Parallelizing compilers, which can gen erate parallel code automatically, are therefore a key technology for parallel processing. In this book, Ping-Sheng Tseng describes a parallelizing compiler for systolic arrays, called AL. Although parallelizing compilers are quite common for shared-memory parallel machines, the AL compiler is one of the first working parallelizing compilers for distributed memory machines, of which systolic arrays are a special case. The AL compiler takes advantage of the fine grain and high bandwidth interprocessor communication capabilities in a systolic architecture to generate efficient parallel code. xii Foreword While capable of handling an important class of applications, AL is not intended to be a general-purpose parallelizing compiler.

Product Specifications

Brand: Springer
Format: paperback
ASIN: 1461288355
Category: Books > Subjects > Computing & Internet > Computer Science > Architecture & Microprocessors
Domain: Amazon UK
Publication Date: 30 September 2011
Listed Since: 21 December 2012

Barcode

No barcode data available

Springer A Systolic Array Parallelizing Compiler: 106 (The Springer International Series in Engineering and Computer Science, 106)

It has never been this cheap. We have no record of a lower price.

Price History & Forecast

Price Distribution

Price Analysis

Description

Product Specifications

Barcode

Similar Products You Might Like

Parallel Computing: Numerics, Applications, and Trends

Loop Tiling for Parallelism: 575 (The Springer International Series in Engineering and Computer Science, 575)

Introduction to Parallel Processing: Algorithms and Architectures (Series in Computer Science)

Matrix Computations on Systolic-Type Arrays: 174 (The Springer International Series in Engineering and Computer Science, 174)

Parallel Sparse Direct Solver for Integrated Circuit Simulation

New Horizons of Parallel and Distributed Computing

Retargetable Compiler Technology for Embedded Systems: Tools and Applications

Parallel Computation and Computers for Artificial Intelligence: 26 (The Springer International Series in Engineering and Computer Science, 26)

Parallel Machines: Parallel Machine Languages: The Emergence of Hybrid Dataflow Computer Architectures: 96 (The Springer International Series in Engineering and Computer Science, 96)

The Microarchitecture of Pipelined and Superscalar Computers

High-Level Synthesis for Real-Time Digital Signal Processing: The Cathedral-2 Silicon Compiler: 216 (The Springer International Series in Engineering and Computer Science, 216)

Parallel Algorithms for Machine Intelligence and Vision (Symbolic Computation)

Tools and Environments for Parallel and Distributed Systems: 2 (International Series in Software Engineering, 2)

Multiprocessing: Trade-Offs in Computation and Communication: 236 (The Springer International Series in Engineering and Computer Science, 236)

Advanced Multicore Systems-On-Chip: Architecture, On-Chip Network, Design

Fault-Tolerant Parallel Computation: 401 (The Springer International Series in Engineering and Computer Science, 401)

Instruction-Level Parallelism: A Special Issue of The Journal of Supercomputing: 235 (The Springer International Series in Engineering and Computer Science, 235)

Multiprocessor Execution of Logic Programs

Multiprocessing: Trade-Offs in Computation and Communication: 236 (The Springer International Series in Engineering and Computer Science, 236)

Instruction-Level Parallelism: A Special Issue of The Journal of Supercomputing: 235 (The Springer International Series in Engineering and Computer Science, 235)

Multiprocessor Scheduling for Real-Time Systems (Embedded Systems)

Multiprocessor Scheduling for Real-Time Systems (Embedded Systems)

Hardware-Software Co-Synthesis of Distributed Embedded Systems

Models for Parallel and Distributed Computation: Theory, Algorithmic Techniques and Applications: 67 (Applied Optimization, 67)